T HE PDM INTEGRATION P. Barrillon (LAL) & G. Prévôt (APC) On behalf of the PDM crew (Simon, Lech, Philippe, Sylvie B) EUSO-SPB/MiniEUSO progress meeting,

Slides:



Advertisements
Similar presentations
Status of EC-C assembly at Liverpool C Buttar EC PAR, Nikhef Nov 04.
Advertisements

Manchester 09/sept/2008A.Falou & P.Cornebise {LAL-Orsay}1 CALICE Meeting/ Manchester Sept 2008 SLAB Integration & Thermal Measurements.
Timeline on the laser setup Show a conceptual design on the metal box, 2 iterations Check design, i.e. all details fit the actual physical constraints,
Walls crates cables gas chambers electronics CERN adb.
End of phase A meeting CNES (Toulouse) 2/02/2012 Ph. Gorodetzky APC - Paris Diderot1 High Voltage power supplies HV Switches Design: J. Szabelski, J. Karcmarczyk,
- Grounding - Harness Shielding - PDM Electrical Architecture - DP Electrical Architecture EUSO-BALLOON DESIGN REVIEW, , CNES TOULOUSE Pierre.
EUSO-BALLOON CDR – Agenda (I). Internal interfaces overview Batteries and Low Voltage power Supplies PDM interfaces DP interfaces HK Interfaces List of.
Service Bulletin 161 SUBJECT: Upgrade to current production level UNITS:D27105 DATE CODE RANGE: All units up to date code to be checked ISSUED.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
Upgrade developments in Clermont-Ferrand Romeo Bonnefoy and François Vazeille Tilecal upgrade meeting (CERN, 13 June 2014) ● Handling tools ● Deported.
INFN-LNF / D. Orecchini – S. Tomassini – 06/24-25/2015 CLAS12 – RICH MECHANICS REVIEW SLIDE 1 RICH MODULE INTEGRATION IN CLAS_12 – LAST LAYOUT RICH MODULE.
DESIGN OF THE HATCH OF THE INSTRUMENT BOOTH OF EUSO-BALLOON version v1.2 Writer : SYLVIE DAGORET- CAMPAGNE Final tests and Health tests1
- Where are the entry points of the instrument - Physical External links - Overview of the External Interfaces - Status - Conclusion EUSO-BALLOON DESIGN.
CALICE ECAL/AHCAL Electronics 5-6 July DESY L.Caponetto, H.Mathez 1 Developments and Planning towards 1 m 3 Technological DHCAL Prototype Didier.
Chiho Wang ATLAS TRT Duke University CERN, Feb TRT Barrel assembly status & schedule Feb. 9, 2005.
Dimensions of the PDM frame: 167mm x 167mm x 28.7mm.
TMDB delay and production plan Augusto. TMDB Prototype Status The prototype boards almost fully assembled should be delivered this week ( May 5 th ) First.
RICH WG M.Lenti. Outlook Mirror Support Vidyo meeting on June 12, 20, 27 and on July 4 and 11 RICH WG meeting on august 27  Vessel status (see Ferdi’s.
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
AGATA Pre-processing team report AGATA Week, July 2008.
EC front unit status. Outline Conclusions from mechanical prototype and actions taken Status of electrical prototype KIT’s work for TA Dev plan (tests)
Straw Electronics status and preparation for the technical run NA62 workshop Siena.
The EC-UNIT P. Barrillon on behalf of JEM-EUSO collaboration EUSO-BALLOON Phase A review 2 nd February 2012, CNES, Toulouse.
The PDM-block M. Casolino on behalf of JEM-EUSO collaboration EUSO-BALLOON Phase A review 2 nd February 2012, CNES, Toulouse.
- Introduction - Procurement status - Main milestones EUSO-BALLOON DESIGN REVIEW, , CNES TOULOUSE Guillaume Prévôt APC, Paris Schedule.
18 July 2006A.Ciocio -SCTSG1 SCT Services Installation ID week full report (July 4) SCT Cables Web page
EC_ASIC drawing (1) ASIC BASIC FASIC D 68 pi ns ASIC A 68 pi ns ASIC C ASIC E 120 pins ABCDEF 68 pi ns 68 pi ns 68 pi ns 68 pi ns.
F. Sabatié Slides from D. Attié, S. Procureur June 18 th, 2014 Forward-Tagger Tracker – Status & Plan – – Status & Plan –
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
Chiho Wang Duke University 1 TRT Barrel integration Status / Schedule Chiho Wang.
Update on THGEMs and Micromegas production for RICH-1 COMPASS Upgrade on behalf of THGEM Trieste group INFN - Sezione di Trieste S . Levorato S. Levorato.
- Overview of the subsystems - The Photodetector Module and its components - The Data Processing and its components - The Power Pack - Summary of subsystems.
ROBOX with Multi Anode PMT’s Status and plans A.Mestvirishvili, I. Schmidt, S. Sen, F. Ozok University of Iowa.
1/5 ECAL/HCAL Front-end status Calorimeter Meeting Frédéric Machefert Wednesday February 9 th, 2011.
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
L. Greiner1IPHC-LBNL Phone Conference 05/2012 STAR IPHC-LBNL Phone Conference News and updated ladder testing.
Muon Meeting April 2004JsG Status of Chambers Production at CERN Jean-Sebastien Graulich o Open Questions from the PRR O-ring Aging, Aging tests, Storage.
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
Status of Anti project. F. Raffaelli,A. Checchetti,C. Capoccia. INFN CERN, July 14 th, Status of the Anti construction test and schedule. -Status.
CLAS12 Drift Chamber Prototyping
Status of the PSD upgrade - Problems with PSD in Be runs - Modification of cooling system - New temperature control - Upgrade of HV control system - MAPD.
SNAP CIRCUITS INSTRUCTIONS 1.Make sure ALL parts are in place before beginning 2.Follow the Projects in order, starting with #1 3.The BLACK numbers show.
February 14, Comprehensive Review B. Schmidt Outline: Status and overview of activities: –Platforms and staircases –Muon Filters and beam plugs.
Anomalies &/or differences with the configuration Explanations, analyzes, impacts Updates EUSO-BALLOON, Flight review 04/06/2014 Guillaume Prévôt (APC)
9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
Planning of the EUSO-BALLOON project Sylvie Dagoret-Campagne on behalf of the JEM-EUSO collaboration, EUSO-BALLOON project manager LAL/France EUSO BALLOON.
IRC/SAC status Venelin Kozhuharov for the SAC/IRC working group NA62 Meeting
Michel DUPIEUX IRAP Progress Meeting LAL 02/03/ EC interface with PDM.
Pierre PRAT Progress the Michel DUPIEUX.
Specifications Asic description Constraints Interface with PDM board Planning Summary.
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
HE FEE Boards production status 26 th May 2016 Mandakini Patil 1.
EC electronic status. Outline Reminders History EC-front unit status EC_ASIC status What next ? 2.
Large GEM prototype production NS2 technique. Reminder NS2 technic 10 to 15mm Readout connector O-ring Drift electrode Free to slide External screws to.
Introduction of the EUSO-BALLOON 9th Progress Meeting Naples, November the 9th, 2012 Guillaume Prévôt, Sylvie Dagoret and Peter von Ballmoos 1 EUSO-BALLOON,
The EC-front development plan and planning S. Ahmad, P. Barrillon, D. Cuisy, S. Dagoret, P. Dinaucourt, R. Sliwa, JL. Socha EC design review – LAL – 1.
IN THIS Slide show YOU WILL LEARN ABOUT ALL VERSIONS OF "MS OFFICE"
Mauro Citterio - Mi meeting
Profiler Mechanics Update
PMF STATUS ALFA - Electronics meeting 11th February 2008
Baby-MIND Modules & Services
T1 Electronic status Conclusions Electronics Cards:
Status of the DHCAL DIF Detector InterFace Board
Mini-drawers, FE-ASIC , Integrator
Status of upgrade works at Clermont-Ferrand
EC board for JEM-EUSO Design investigations
Teleconference ACS – FREIA 31st October 2017
Far Detector Activities Late 2017 – Early 2018
Presentation transcript:

T HE PDM INTEGRATION P. Barrillon (LAL) & G. Prévôt (APC) On behalf of the PDM crew (Simon, Lech, Philippe, Sylvie B) EUSO-SPB/MiniEUSO progress meeting, APC, 21 st March 2016

T AKE HOME MESSAGE MATRA assembled a complete EC unit prototype (delivered last week) Tests started last Wednesday at APC and are positive Potting mold, designed by MATRA, is ready. Potting resin received by MATRA. They are ready to pot whenever we give them back the EC unit Second EC-HVPS has been integrated to the “APC EC unit”. Tests will be performed in parallel. Connectors have been ordered for the series. We received most of them. The rest will be sent in May. We have enough to start and not be in critical situation. 2

R EMINDER : FIRST PDM Mechanical frame in 2 parts: DELRIN front part (9 EC units) and metallic back part (6 ASIC boards, 6 kapton cables & PDM b) HVPS located outside in 4 boxes (additional piece of mechanic) Issues: Difficulties to power the 6 ASIC boards GND handling HV cables Integration and potting of the HVPS FPGA resources Heating elements Per EC unit: 1 EC-DYNODE 4 EC-ANODE 1 EC-HV 3 Electrical architecture

R EMINDER : FORESEEN EVOLUTIONS HVPS CW part inside the EC unit All the elements to be potted are within the same entity Shorter HV cables, inside the EC unit Simpler assembly (no more extension or additional pins) HVPS control unit in between EC unit and PDMb, HK and battery (see dedicated talk) ASIC boards improved (see dedicated talk) PDM/Zinq board upgraded (see dedicated talks) Complete isolated mechanical structure with a flat front part (EC units) Global gnd strategy 4

5 T HE NEW PDM ELECTRICAL ARCHITECTURE PDM BOARD (1) LVPS- PDM EC-ASIC (6) CCB HVPS Control Unit (1) EC-dynode (9) HVPS-EC (9) MAPMT (36) EC-anode (36) 1 power, 1 gnd 25x2 commands 8x2 signals 3x2 SPI & 1x2 GTU 2 powers, 1 gnd and 6 signals 14 HV lines 14 HV pins 64 anode signals 3 powers, 1 gnd, 76 i/o signals 1 power, 1 gnd HK 6x2 commands Battery 1 power, 1 gnd Thanks to P. Prat

March 2015: talk on new PDM (meeting at IRAP) June 2015: design of the new ec-dynode (4 holes removed) July 2015: production of 25 new ec-dynodes October 2015: Talk on new EC unit (meeting at APC) Design of the new ec-anodes (longer kapton, rotation of 8x8 matrix) November 2015: Production of 5 new ec-anodes of each type First meeting with MATRA (at APC) January 2016: Second meeting with MATRA (brainstorming on the EC unit assembly and potting mold) the 7th APC EC unit prototype assembled last week (week 4) February 2016: HVPS-EC tests (proto 1 and 2) Visit to MATRA (23 rd ) to deliver all the elements needed for their prototype and finalize the assembly sequence March 2016: 15 th : MATRA finished the prototype. It was brought to APC for tests end of the week 2 nd HVPS-EC validated and integrated with the APC EC unit prototype H ISTORY 6

The goal is to integrate the HVPS inside the EC unit. It would “replace” the EC-HV board. The EC-dynode and EC-anode philosophy is kept. But the boards are slightly different. Per EC unit there will be: 1 EC-dynode board 4 EC-anode boards 2 EM noise shields 1 HVPS-EC (1 pcb) The dimension of the EC unit in depth will be bigger because the HVPS-EC will be thicker than the EC-HV The central fixation screw is kept (see dedicated slide) MAPMT EC-DYNODE EC-ANODE HVPS-EC EM noise shield NB: fixation screw not represented R EMINDER : THE NEW EC UNIT 7

EC-HVPS block Limit of the potting EC-dynode Peek M3 screw (25 mm) through the EC-dynode, maintained by a column (in between EC-anode boards) + a second column (maintaining the EC-HVPS block) + a screw (through the mechanic) and a ring + nut (for final fixation to the mechanical structure). Mechanical frame Ring + nut 5.2 mm mm mm 29.2 – 30.2 mm NB: Drawing not at the correct scale T HE STRATEGY FOR THE FIXATION OF THE EC UNIT 8

9 MATRA’s schematic

Our strategy was to produce our own prototype of EC unit to perform a first check of its functioning Based on our experience we gave feedback to MATRA before they started their own prototype APC EC-UNIT PROTOTYPE 10 Conclusions: Assembly simpler than previous version of the EC unit Thinner HV cables should be used Ongoing: Add the HVPS-EC Check the two different shields (with and without connection to gnd)

The assembly itself took 1 day. Delivery of custom screws and columns took time. But this is encouraging for the series Additional work at APC: Solder the 4 connectors of the EC anodes Prepare the set-up for the tests (black box, pulser, ASIC board, computer, NIST, etc) MATRA EC-UNIT PROTOTYPE 11

MATRA EC-UNIT PROTOTYPE - TESTS 12 EC-ASIC_v1.5 Mechanical structure from Frascati Integrating sphere EC unit Test board 2 MAPMTs read simultaneously with 2 SPACIROC3 ASICs.

It was tested at APC end of last week With and without ASIC With and without light, HV, switch MATRA EC-UNIT PROTOTYPE - TESTS 13 First light HV off HV on – switch off HV on – switch on no light 0.36 nW light0.72 nW light NB: 0.72 nW corresponds to 4 pe/GTU/pixel Nice s-curves for the 64 pixels of the 4 MAPMTs

The potting mold is finished and ready to pot the prototype (the resin has been also received by MATRA) P OTTING MOLD 14

S CHEDULE (EC UNIT ) MATRA EC unit un-potted tested until the end of this week End of this week or beginning of next week: EC unit at MATRA for potting EC unit potted back the week of 4 th of April (or hopefully before) Tests at 1bar, then tests at 3 mbar to validate completely the EC unit design If it is ok  order the FM EC units to MATRA. This should be prepared well in advance since it is planned that INFN will take care of that FM EC units production could start mid-April 15

P REPARING FM PDM S All EC unit FM boards should be produced 60 EC anodes of the 2 types have been ordered (18 needed per PDM) EC-dynode produced last year (21 left after the prototypes) HVPS-ECs will have to be produced EC-ASIC boards will be produced after the tests of the prototypes EC-kapton cables might be produced if we go for FM EC- ASIC without kapton PDM boards (2 pcbs) have been produced Zinq board as well (TBC) All the MAPMTs have to be measured and grouped by 4 All the SPACIROC3 ASICs have to be tested All connectors ordered and partly received 16

C ONCLUSIONS See Take home message We are on good tracks ! 17