DAQ PC CALICE DAQ architecture Detector Unit : ASICs DIF : Detector InterFace connects Generic DAQ and services LDA : Link / Data Aggregator – fanout /

Slides:

Advertisements

Similar presentations

Clock and Control Status Matt Warren, on behalf of Martin Postranecky.

Advertisements

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

Bart Hommels for the CALICE-UK groups Data acquisition systems for future calorimetry at the International Linear Collider Introduction DAQ.

Off-detector & Software development of DAQ System for the EUDET calorimeters Tao Wu On behalf of CALICE-UK Collaboration.

New Corporate Identity Poster Design Cavendish Laboratory, Department of Physics, University of Cambridge Maurice Goodrick, Richard Shaw, Dave Robinson.

HEP UCL Cambridge University Imperial College London University of Manchester Royal Holloway, University of London University College London Matthew Warren,

New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.

Clock & Control Card Status 31 March 2009 Martin Postranecky / Matt Warren.

M. Noy. Imperial College London Calice MAPS Adapter Card Review M. Noy 26 th June 2007.

Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea Status of the Data Concentrator.

Clock module for TB spring 2012 Uli Schäfer 1 R.Degele, P.Kiese, U.Schäfer, A.Welker Mainz.

11 May 2007UK DAQ Status1 Status of UK Work on FE and Off-Detector DAQ Paul Dauncey For the CALICE-UK DAQ groups: Cambridge, Manchester, Royal Holloway,

1 Overview of DAQ system DAQ PC LDA ODR Detector Unit DIF CCC Detector Unit DIF Detector Unit DIF Detector Unit DIF Storage Control PC (DOOCS) DAQ PC ODR.

DAQ Hardware Status 9 September 2008 Matt Warren Valeria Bartsch, Veronique Boisvert Maurice Goodrick, Barry Green, Bart Hommels, Marc Kelly, Andrzej Misiejuk,

DOOCS framework for CALICE DAQ software Valeria Bartsch, Tao Wu UCLRHUL.

Update on the Data Acquisition System development in the UK Valeria Bartsch, on behalf of CALICE-UK Collaboration.

CALICE – 12/07/07 – Rémi CORNAT (LPC) 1 ASU and standalone test setup for ECAL MAIA BEE project Overview DAQ dedicated Sensor test In situ debug and maintenance.

Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.

Development of the DAQ software for the technical prototype: Status & Outlook Valeria Bartsch UCL.

Status of CCC CALICE Collaboration Meeting DESY Hamburg, 21. March 2013 André Welker Lennart Adam, Bruno Bauss, Volker Büscher, Reinhold Degele, Karl Heinz.

Data Acquisition Systems for Future Calorimetry at the International Linear Collider Matt Warren, on behalf of CALICE-UK Collaboration.

Future DAQ Directions David Bailey for the CALICE DAQ Group.

Taikan Suehara, CALICE DAQ TF, 7 Apr page 1 CALICE DAQ TF meeting Taikan Suehara (Kyushu University, Japan)

CALICE C&C PROPOSAL - DRAFT -4- FOR COMMENTS & CORRECTIONS A) CLOCK : a) 3x EXTERNAL INPUTS : 1) 1x Diff. LVDS ( 2x SMA ) 2) 1x LVTTL/CMOS (?) ( 1x Lemo.

CALICE: status of a data acquisition system for the ILC calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.

Wing LDA CALICE Collaboration Meeting DESY Hamburg, 21. March 2013 André Welker Lennart Adam, Bruno Bauss, Volker Büscher, Reinhold Degele, Karl Heinz.

K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.

AHCAL – DIF Interface EUDET annual meeting – Paris Oct M. Reinecke.

Bart Hommels Univeristy of Cambridge EUDET Annual Meeting, Ecole Polytechnique, Paris JRA3: DAQ Overview Objectives System Overview Status of.

JRA3 DAQ Overview Matt Warren, on behalf of EUDET JRA3 DAQ Groups. Please see the following talks from the JRA3 Parallel Session for more detail: DAQ and.

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.

Recent developments of communication between DOOCS & ODR B Valeria Bartsch M Andrzej Misiejuk W Tao Wu.

J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.

11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.

24 Mar 2009Paul Dauncey1 CALICE-UK: The Final Curtain Paul Dauncey, Imperial College London.

Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:

4x4 4 8x LVDS on HDMI ( 8x LVDS on SMA ? ) 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo.

Maurice Goodrick, Bart Hommels EUDET Annual Meeting, Ecole Polytechnique, Paris EUDET DAQ and DIF DAQ overview DIF requirements and functionality.

TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.

Status & development of the software for CALICE-DAQ Tao Wu On behalf of UK Collaboration.

1 On- and near-detector DAQ work for the EUDET calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.

Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.

ECFA Workshop, Warsaw, June G. Eckerlin Data Acquisition for the ILD G. Eckerlin ILD Meeting ILC ECFA Workshop, Warsaw, June 11 th 2008 DAQ Concept.

Maurice Goodrick, Bart Hommels CALICE-UK Meeting, Cambridge CALICE DAQ Developments DAQ overview DIF functionality and implementation EUDET.

CCB to OH Interface M.Matveev Rice University February 22,

FPGA Ethernetlink to DAQ level translation SMA/ LEMO RJ45 TLU Virtex 6 6 HDMI fanout HDMI OUT e.g. DCC-fanout HDMI IN Xilinx ML605-Board global clock trigger.

News from the 1m 2 GRPC SDHCAL collection of slides from : Ch.Combaret, I.L, H.Mathez, J.Prast, N.Seguin, W.Tromeur, G.Vouters and many others.

Vincent Boudry Franck Gastaldi Antoine Matthieu David Decotigny CALICE meeting 19 feb Kyungpook Nat'l U., Daegu, Korea.

Toward a DAQ for the DHCAL m³ (in Test Beams)

EUDET Elec/DAQ meeting

CALICE DAQ Developments

Status of the ODR and System Integration 31 March 2009 Matt Warren Valeria Bartsch, Veronique Boisvert, Maurice Goodrick, Barry Green, Bart Hommels,

CALICE meeting 2007 – Prague

ECAL Integration / CALICE DAQ task force

Plans for TLU v0.2.

Status of the Data Concentrator Card and the rest of the DAQ

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

CALICE/EUDET Electronics in 2007

Clock & Control Card Status 29 July Martin Postranecky/Matt Warren

40-pin DIL BREAK-OUT HEADER (incl. 4x diff. pairs 2V5 LVDS ) 3 32

CALICE meeting 2007 – Prague

PCB-1 HEADER / CONNECTOR

clock DELAY CPLD RS232 DEBUG 4x 8way DIL CLOCK ~50 MHz ASYNC SW

16 ( incl. 2x diff. pairs 2V5 LVDS )

Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.

Clock & Control Timing and Link 29 July 2008 Matt Warren Maurice Goodrick, Bart Hommels, Marc Kelly, ABSTRACT: A data acquisition system is described.

Presentation transcript:

DAQ PC CALICE DAQ architecture Detector Unit : ASICs DIF : Detector InterFace connects Generic DAQ and services LDA : Link / Data Aggregator – fanout / in DIFs and drives link to ODR LDA ODR CCC Detector Unit DIF ODR : Off Detector Receiver - - PC interface for system CCC : Clock & Control Card: Fanout to ODRs ( or LDAs ) CONTROL PC : DOOCS GUI ( run-control ) Storage Control PC (DOOCS) DAQ PC ODR Detector Unit DIF Detector Unit DIF Detector Unit DIF

CCC HDMI Signals CLink SignalCCC SignalFunction CLOCK_L2DCLOCK_OUTClock DATA_L2DTRAINSYNC_OUTTrainsync signal output DATA_D2LUnused ASYNC_L2DASYNC_OUTAsynchronous signal GEN_D2LGEN_INGeneral purpose

SW PCB Header 4x 4 4 8x LVDS on HDMI 8x LVDS on SMA 8x LVDS on HDMI LVDS on SMA LVTTL on Lemo NIM/TTL on Lemo LVDS on SMA 4x LVDS on SMA 4x NIM on Lemo 2x NIM on Lemo 2x LVTTL on Lemo LVDS on SMA NIM on Lemo o/c TTL on Lemo CLOCK ASYNC GEN (was BUSY) Controls (SYNCCMD, BUSY-IN etc) X-TAL MPX +PLL SW-2 5->1 SW-3 2->1 AUTO/ XTAL SW ~50 MHz 4 RS232 CPLD(XilinxCoolrunnerXCR3128XL-7) 8x LVDS on HDMI SPARE (DATA_D2L) LVTTL on Lemo DELAY clock DEBUG 4x 8way DIL ECL on 2pin Lemo

CPLD Debug Header SMAs (vertical) Add-ons interface HDMIs LEMO (NIM) RS232