TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.

Slides:



Advertisements
Similar presentations
Introduction to Computer Engineering ECE 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin –
Advertisements

1 (Review of Prerequisite Material). Processes are an abstraction of the operation of computers. So, to understand operating systems, one must have a.
TM Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t he Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ,
TM Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
Processor System Architecture
Mehmet Can Vuran, Instructor University of Nebraska-Lincoln Acknowledgement: Overheads adapted from those provided by the authors of the textbook.
Microprocessor and Microcontroller Based Systems Instructor: Eng.Moayed N. EL Mobaied The Islamic University of Gaza Faculty of Engineering Electrical.
Lecture 5: Decision and Control CS 2011 Fall 2014, Dr. Rozier.
Computer Architecture Wed: 14:00-14:00, 14/34 Instructor: Jihad El-Sana Office:111, Building:37 Tel:
Execution of an instruction
TK 2633 Microprocessor & Interfacing Lecture 3: Introduction to 8085 Assembly Language Programming (2) 1 Prepared By: Associate Prof. Dr Masri Ayob.
Introduction to ARM Architecture, Programmer’s Model and Assembler Embedded Systems Programming.
CS/EE 3710 National Semiconductor CR16 Compact RISC Processor Baseline ISA and Beyond…
The Processor 2 Andreas Klappenecker CPSC321 Computer Architecture.
ARM programmer’s model and assembler Embedded Systems Programming.
Topics covered: ARM Instruction Set Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.
1 RISC Machines l RISC system »instruction –standard, fixed instruction format –single-cycle execution of most instructions –memory access is available.
EET 2261 Unit 2 HCS12 Architecture
Computer Organization and Assembly language
16.317: Microprocessor System Design I Instructor: Dr. Michael Geiger Spring 2012 Lecture 29: Microcontroller intro.
Embedded Systems Programming
Presented by:IQBAL HUSSAIN ELECTRONICS&COMMUNICATI0N Final year.
ASPPRATECH.
Part II: Addressing Modes
1 Computer System Overview Chapter 1 Review of basic hardware concepts.
Rabel Talpur:12BME#025.  40-pin chip  Developed by Motorola in 1975  16 address lines and 8 data lines  Used only +5V.
TM Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
COE Computer Organization & Assembly Language Talal Alkharobi.
Electrical Engineering Department Engineering College Prince Sattam bin Abdul Aziz University Text Book: - Triebel and Singh, "The 8088 and 8086 Microprocessors",
MICROPROCESSOR INPUT/OUTPUT
Lecture 2: Basic Instructions CS 2011 Fall 2014, Dr. Rozier.
Computer Engineering AddSub page 1 Basic Building Blocks Multiplexer + Demultiplexer Adder.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
CPU Design. Introduction – The CPU must perform three main tasks: Communication with memory – Fetching Instructions – Fetching and storing data Interpretation.
Introduction to AVR Chapter 1
Introduction to Computer Engineering ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin.
The LC-3. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 5-2 Instruction Set Architecture ISA = All of the.
Execution of an instruction
Computer Architecture Lecture 03 Fasih ur Rehman.
Lecture 2: Advanced Instructions, Control, and Branching EEN 312: Processors: Hardware, Software, and Interfacing Department of Electrical and Computer.
Unit-2 Instruction Sets, CPUs
COMPUTER ORGANIZATION AND ASSEMBLY LANGUAGE Lecture 21 & 22 Processor Organization Register Organization Course Instructor: Engr. Aisha Danish.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Control Unit.
Overview von Neumann Architecture Computer component Computer function
Processor Organization
Computer Organization Instructions Language of The Computer (MIPS) 2.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.
TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.
TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
Addressing Modes in Microprocessors
Control Unit Lecture 6.
MPC860.
UNIT – Microcontroller.
Introduction to microprocessor (Continued) Unit 1 Lecture 2
MPC8360 Micro Controllers Introduction Fall , 2010.
Introduction of microprocessor
Instruction Format MIPS Instruction Set.
CS/COE0447 Computer Organization & Assembly Language
MIPS Assembly.
CSCE 212 Chapter 5 The Processor: Datapath and Control
Computer Organization “Central” Processing Unit (CPU)
Basic Building Blocks Multiplexer Demultiplexer Adder +
Instruction Format MIPS Instruction Set.
Introduction to Microprocessor Programming
EECE.3170 Microprocessor Systems Design I
Basic Building Blocks Multiplexer Demultiplexer Adder +
MIPS Processor.
Presentation transcript:

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Introduction Fall, 2011 MPC8360 Micro Controllers

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Course Duties ► Attending all lab sessions is mandatory. (Approvals for not attending a lab will be given by the instructors only in special cases like reserve duty etc. ► Haganot – Every 3/4 lab sessions ► Final report submission. ► Final exam – must pass with grade greater than 56.

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Grading Passing the final exam (exam grade > 55) is mandatory. In case of failure, the final course grade will be determined solely based on the exam. Section% Final report15% Lab execution grade40% Final quiz45%

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Syllabus Lab NumberTopic Introduction MPC8360 Architecture ADS introduction CW introduction Programming model Registers and Instruction Set Assembly language 1Breaking the 32bit Barrier 2The Load Store Unit 3Branching and Subroutines 4Timers 5Polling & Interrupts 6DMA 7Cache memories 8Final Project

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Freescale Semiconductor ► We supply the "brains" for all kinds of automotive, consumer, industrial, networking and wireless applications. ► More than 20,000 employees in more than 20 countries worldwide, about 500 employees in Herzelia ISRAEL. Toshiba Portable Media Player Logitech Harmony remote control Pioneer Receivers

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Course Objectives ► Introduction to the MPC8360 architecture. ► Assembly language of the PowerPC microprocessor family. ► Real time embedded coding for the MPC8360.

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc The MPC8360 MDS Processor Board ► The MPC8360EA MDS Processor Board is an application development system that provides a complete debugging environment for engineers developing applications for the MPC8360 series of Freescale processors

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc PC Connection To PC USB

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc QUICC Engine …. Communication Ports MPC8360 A Simplified Block Diagram E300 Core ► The E300 Core is the system's "brain" it executes instructions (computer programs) and manages the interaction between all the sub units. ► The core implements a 32-bit the architecture. ► The QUICC Engine™ block handles communication tasks with the outer world. ► It supports a wide range of communication protocols including ATM, Ethernet, HDLC, TDM, and POS. ► This block offloads the communication tasks from the core thereby allowing it to do other system tasks. DDR/DDR2 Controller Interrupt Controller

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc The Core Registers ► General-Purpose Registers (GPRs) 32 user-level GPRs that are 32 bits wide r0-r31 ► Condition Register (CR) The CR is a 32-bit user-level register that provides a mechanism for testing and branching. The dot (.) suffix enables the update of the CR register

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc The Core Registers ► XER register 32-bit register contains the summary overflow bit, integer carry bit, overflow bit.

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc The Core Registers ► XER register 32-bit register contains the summary overflow bit, integer carry bit, overflow bit.

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc The Core Registers ► XER register 32-bit register contains the summary overflow bit, integer carry bit, overflow bit. The following suffixes can be added to a command: C - records a carry out in CA E - uses CA as an operand O - records an overflow in OV and SO

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc The Core Registers ► Link register (LR) The LR can be used to provide the branch target address and to hold the return address after branch and link instructions. The LR is 32 bits wide. ► Count register (CTR) The CTR is decremented and tested automatically as a result of branch-and-count instructions. The CTR is 32 bits wide.

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc MPCxxx Instruction Set Command Variations Instruction Register (IR) Functional Description Affected Registers

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc MPCxxx Instruction Set add r3,r4,r5

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc MPCxxx Instruction Set r0 = 0x r4 = 0x addi r4,r0,0x1 r4 = ? 0x

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc MPCxxx Instruction Set r0 = 0x r4 = 0x addi r4,r0,0xF000 r4 = ? 0xFFFFF000 EXTS (SIMM) = Extends Signed Immediate

TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc MPCxxx Instruction Set r0 = 0x r4 = 0x addi r4,r0,0x1000 addis r4,r4,0x1000 r4 = ? 0x