Daniel EsperanteIFIC – 14 Jun 2013 Probe Card prototyping status.

Slides:



Advertisements
Similar presentations
An Overview.  Worth 60 credits – that’s one third of the whole MSc!  Worth even more than that……..  It is used to determine final awards  Nobody gets.
Advertisements

WACH4 26/11/2002Julien Cogan CERN/EP/CMA-1- M0 COOLING IN H4 Cooling is a key issue : –APD gain : ~ -2.4 % /  C –XTAL response (scintillation) : ~ -1.9.
Knowledge to Shape Your Future Electric / Gas / Water Information collection, analysis and application MekElekItroniks Design Review Battery Charger Project.
1 Module and stave interconnect Rev. sept. 29/08.
Printed Circuit Board Design
SPD general meeting Pixel bus and Pilot MCM Integration CERN October 8, 2002.
Allen Daniel. Problem Solving Method (chip envelope) What I learned from this project is that things need a lot of planning before you are finished with.
Daniel Miller Joe Quesada Justine Lazo
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Measuring Leakage Current on Singles and Ladders P. Riedler and S. Ceresa, August 2005 Sensor Chip Manipulator Needle for sensor back side contact Probe-card.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
The printed circuit board (PCB) design
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
1 HV Bias Power Patch Panel for Scintillator KLM Gerard Visser Xiaowen Shi overview Schematics layout Parts.
13 Dec. 2007Switched Capacitor DCDC Update --- M. Garcia-Sciveres1 Pixel integrated stave concepts Valencia 2007 SLHC workshop.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Ciemat Mechanical Structure Proposal for a DHCAL m 3 Prototype. Enrique Calvo Alamillo Paris
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
TMDB delay and production plan Augusto. TMDB Prototype Status The prototype boards almost fully assembled should be delivered this week ( May 5 th ) First.
FE-I4a Single Chip Card issues V. Tyzhnevyi HEP group, University of Manchester.
SASIMI2015 Short Presentation Slide Example Tai-Chen Chen, National Central University R0-0 Put the summary of the problem, your solution, key idea, contribution,
Update on tendering for HIC automatic assembly system A. Di Mauro ITS Upgrade Plenary,
Module 8 Lesson 5. Objective Relate the square to the cube, and describe the cube based on attributes.
PCB procurement WG Status report PCB WG status, 25/03/2014Joerg Wotschack.
Dummy and Pad Chips Needed for various activities (interconnection tests, mass tests, assembly,…) Production of masks, processing, thinning and dicing.
Status of SVD Readout Electronics Markus Friedl (HEPHY Vienna) on behalf of the Belle II SVD Collaboration BPAC October 2012.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Module Development Plan I believe that we are ready to proceed to a program to demonstrate a PS module based on “2.5 D” interconnections. This is based.
And now for something completely different First results from the DC-DC Stavelet Peter & Ashley with Giulio & John.
CMS ECAL End Cap Meeting CERN 18 Oct to 22 Oct ECAL End Cap High Voltage and Fibre Optic Monitoring Systems Progress. Progress on High Voltage and.
C. Beigbeder Final design Review ECAL/HCAL Frond End  FE board : current prototype  Test results Qualification Clock adjustment Noise analysis  FE board.
RAL Instrumentation DepartmentViraj Perera Generic Test Module & BGAs Similar architecture to DSS with Virtex FPGAs.
Testing of ABC  Not to scale! 100nF Edge Sensor wired to A9, A10 ? ABC nF NB graphic is not an exact match with “ABC_Pads_V5.2.pdf”
Givi Sekhniaidze1 CERN, 25 March Givi Sekhniaidze2 The angles for the chambers are: LM1 – ° LM2 – 7.224° SM1 – ° SM2 – ° Do we.
Final Assembly  Your final project chip consists of a core and a pad ring  Core is the guts  Pad ring (or pad frame) connects the guts to the outside.
ECE477 Midterm Design Review: Team #
Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
Fuzzy Logic Placement Emily Blem ECE556 Final Project December 14, 2004 Reference: E. Kang, R.B. Lin, and E. Shragowitz. “Fuzzy Logic Approach to VLSI.
Division Division Problems Do you have problems with division problems? Here is a guide to help you.
Daniel EsperanteIFIC – 13 Jun 2012 Electrónica para nuevos detectores de Belle-II e ILC.
Bad driver Feedback display 40x16 LED matrix display ZDk5.
DEPFET Workhop, Ringberg, June Ladislav Andricek, MPG Halbleiterlabor Lessons learned from EMCMs assembly status - next steps.
PXD – DEPFET PS noise emission tests Mateo Iglesias Fernando Arteche.
VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 1 pilot module assembly - lessons learned -
SVD Status Markus Friedl (HEPHY Vienna) SVD-PXD Göttingen, 25 September 2012.
Hans-Günther Moser, PXD PXD Summary 1 PXD Sessions: Highlights 1)Sensor production 2) EMCM (& bump bonding) 3)System Simulations 4)Power Supplies and Services.
ELECTRICAL MULTI-CHIP MODULE testing status 3 rd Belle II PXD/SVD Workshop and 12 th International Workshop on DEPFET Detectors and Applications Wetzlar,
On-Module Interconnection and CNM Projects DEPFET Meeting, Bonn, February Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
Sensors Pixel dimension 300 x 300 μm2 Standard p-in-n sensors
Eagle PCB Tutorial Josh Fromm EE 475, April 11th
Latest results of EMCM tests / measurements
T. Bowcock University of Liverpool
Daniel Miller Joe Quesada Justine Lazo
Enrique Calvo Alamillo DAEGU
The CSOI approach for integrated micro channels
AM system Status & Racks/crates issues
Basic Electronic Assembly and Test
Hans Krüger, University of Bonn
IFR detector mechanics
Academic Communication Lesson 2
Assembly order PCB design
prototype PCB for on detector chip integration
Stéphane Callier, Dominique Cuisy, Julien Fleury
Outer Endcap External Bus tape
Day 14 UNDERSTANDING PATTERNS IN FUNCTIONS
UCSB Dicing, Wire-Bonding and Board Assembly
Missing You ! I'm sitting here missing you And don't know what to do
Presentation transcript:

Daniel EsperanteIFIC – 14 Jun 2013 Probe Card prototyping status

Daniel EsperanteIFIC – 14 Jun 2013 Introduction  The idea is to pre-test the modules before attaching the cable interconnect, otherwise reworking may be impossible (well, at least difficult…)  A probe-card for the EMCM is to be built in order to proof that testing with and probe-card is feasible  The pad layout is similar, but not equal to the final module. So this probe-card would just be a demonstration proof of testing concept  The probe-card needles will be assembled by HTT (Munich)  The iteration process is taking long, but I’m partially responsible of it  But we’re coming now to an end  The PCB:  Design and routing by me  Manufacturing company to be decided, but already got some confident options 2

Daniel EsperanteIFIC – 14 Jun 2013 EMCM module 3  Module to be tested  (Dimensions in um) Here is where the pads are!! ~16 mm ~5 mm

Daniel EsperanteIFIC – 14 Jun 2013 Dimensions (effective area for the needles) 4 ~16 mm ~3.7 mm Pad size: In this two areas we have single Al pads: In this areas we have big copper lands. We will put 2 or 3 needles in each land since these are GND and power/bias lines. ~300 um ~130 um

Daniel EsperanteIFIC – 14 Jun 2013 Opening (PCB cut-out) dimensions 5 We want this area of the PCB open, nothing above it !! ~17 mm ~22.5 mm For the 3 needles that go in each of these 4 big land copper pads we have freedom to place them anywhere within the pads. This means that the needles can be brought closer to the other pads ~45 mm ~13 mm

Daniel EsperanteIFIC – 14 Jun Current consumptions and Nr of needles needed per power pad This one has a triple size pad 300 um 130 um Pad size according to GDS design file 1 chip1 module1 module + 20%Nr needles 1 chip1 module1 module + 20%Nr needles 1DCD_RefIn DHP Vsource DHP AVDD_DCD (AGND) DVDD_DCD AVDD_DCD (Amplow) DVDD_SW AVDD_DCD (TOTAL) DCD_Amplow AGND DGND Max current / needle200 All currents in mA

Daniel EsperanteIFIC – 14 Jun 2013 HTT V2 7

Daniel EsperanteIFIC – 14 Jun 2013 Placement of needles 8

Daniel EsperanteIFIC – 14 Jun 2013 Summary  About the needles… almost done. Two open questions:  I’d like to place an edge detection needle and I’m trying to figure what the best place shall be  After that I should get a land pattern layout  With the land pattern layout I can continue with the PCB design:  Schematic done since very long  All footprints also made  Just the needles land-pattern missing  It may be very helpful to have a kind of mini-review before submitting anything, to avoid wasting money and precious time… 9