1 Analysis of RDS Networks by Prof. T. S. Rathore. EE Dept., IIT Bombay March 2006.

Slides:



Advertisements
Similar presentations
Calculating Water Quality
Advertisements

Root Locus Analysis (1) Hany Ferdinando Dept. of Electrical Eng. Petra Christian University.
Line Drawing Algorithms. Rasterization-Process of determining which pixels give the best approximation to a desired line on the screen. Scan Conversion-Digitizing.
Electronic Devices Eighth Edition Floyd Chapter 4.
EE4503 Electrical Systems Design
Nonlinear & Neural Networks LAB. CHAPTER 13 Analysis of Clocked Sequential Circuit 13.1 A Sequential Parity Checker 13.2 Analysis by Signal Tracing 13.3.
Rowan Hall 238A April 24, 2007 Electronics I for M.E. ECE Load Line Exercises James K. Beard, Ph.D.
JUNCTION FIELD EFFECT TRANSISTOR(JFET)
Chapter 3 – Diodes Introduction
Ohm’s Law ET 162 Circuit Analysis Electrical and Telecommunication Engineering Technology Professor Jang.
Module 1: Part 2 Diode Circuits. Learning Objectives After studying this module, the reader should have the ability to: n In general, apply the diode.
A network is shown, with a flow f. v u 6,2 2,2 4,1 5,3 2,1 3,2 5,1 4,1 3,3 Is f a maximum flow? (a) Yes (b) No (c) I have absolutely no idea a b c d.
Schmitt trigger.
1 Figure Class AB output stage. A bias voltage V BB is applied between the bases of Q N and Q P, giving rise to a bias current I Q given by Eq. (14.23).
EE136 STABILITY AND CONTROL LOOP COMPENSATION IN SWITCH MODE POWER SUPPLY Present By Huyen Tran.
ME 322: Instrumentation Lecture 22 March 11, 2015 Professor Miles Greiner.
NEPTUNE Branch Unit Operations and Circuit Design Shuai Lu, Prof. El-Sharkawi EE, University of Washington March 31, 2005.
ENE 428 Microwave Engineering
Analyzing our example circuit
Series and Parallel Circuits. Series Circuits Series Circuit: A circuit in which all the current travels through all devices. One pathway. Current through.
IMPEDANCE MATCHING IN HIGH FREQUENCY LINES UNIT - III.
EE2010 Fundamentals of Electric Circuits Lecture 11 Network Theorems: Norton’s Theorem.
2-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter 2 Diode Circuits.
Chapter 13 The Math for Graphing in DC Circuits. Graphing Overview  Critical for practical analysis many different natural systems. Note: Theoretical.
1 RS ENE 428 Microwave Engineering Lecture 5 Discontinuities and the manipulation of transmission lines problems.
Diode Circuit Analysis ENGI 242 ELEC February 2005ENGI 242/ELEC 2222 Diode Circuit Analysis –Graphical Analysis using Loadlines –Analytical Analysis.
FET Biasing 1. Introduction For the JFET, the relationship between input and output quantities is nonlinear due to the squared term in Shockley’s equation.
UJT( UNIJUNCTION TRANSISTOR ) CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS BY- PROF. RAKESH k. JHA.
TOPIC : Introduction to Fault Simulation
1 DC Imperfections: Input bias current: Input offset current:
AIM: RANGE OF FUNCTIONS HW P. 26 #52, 64, 66, 101, 103 Do Now: Find the domain of the function and write answer in interval notation. AND.
Modern Control System EKT 308
Voltage Regulator Circuits
FULL-WAVE RECTIFIER (FWR) Rs I p (peak value I rms t I V av Irms = 0.7 Ip Idc = 2/π Ip Idc = Iav = 0.9 Irms Form factor = 1/0.9 = 1.11.
IKI b-Analysis of Sequential Logic Bobby Nazief Semester-I The materials on these slides are adopted from: CS231’s Lecture Notes at.
1 How to Conduct Research with Limited Resources Prof. T. S. Rathore EE Dept., IIT Bombay March 2006.
1.  Transmission lines or T-lines are used to guide propagation of EM waves at high frequencies.  Distances between devices are separated by much larger.
PEAK INVERSE VOLTAGE Using the ideal diode model, the PIV of each diode in the bridge rectifier is equal to V2.This is the same voltage that was applied.
CSE251 Lecture3 Semiconductor Diodes.
Partitioning in Quicksort n How do we partition the array efficiently? – choose partition element to be rightmost element – scan from right for smaller.
Electric circuits lesson 2
Objectives Describe the introduction of a zener diode briefly
CSULB EE 400D – Senior Design By Sara Gonzalez
X AND R CHART EXAMPLE IN-CLASS EXERCISE
Straight Line Graphs (Linear Graphs)
BJT Characteristics & Biasing Circuits
Recall Lecture 11 DC Analysis and Load Line
Recall Lecture 10 DC analysis of BJT
C. Steininger, M. Redlberger, W. Graninger, M. Kundi, T. Popow-Kraupp 
Recall Lecture 11 DC Analysis and Load Line
You might want to start your title ‘A graph to show....’
Two-Port Networks Equivalent Circuits
ENE 428 Microwave Engineering
Recall Lecture 10 Introduction to BJT 3 modes of operation
Diode Characteristic and Application
Calculus & Exam Section 6
Recall Last Lecture DC Analysis and Load Line
Half - Life.
What do you think will be the values of y?
CHARACTERISTICS.
Lecture 2: Properties of Functions
CUT SET TRANSFORMATION
PN junction Diode By Dr. Vaibhav Jain Associate Professor, Dept. of Physics, D.A.V (PG) College, Bulandshahr, U.P., India.
Zener Diode By Dr. Vaibhav Jain Associate Professor, Dept. of Physics, D.A.V (PG) College, Bulandshahr, U.P., India.
Circuit Components.
ELECTRONICS AND SOLID STATE DEVICES-II
GRADIENTS AND STRAIGHT LINE GRAPHS
Recall Last Lecture DC Analysis and Load Line
Coordinates Picture For each instruction, join up the coordinates.
Recall Lecture 11 DC Analysis and Load Line
Presentation transcript:

1 Analysis of RDS Networks by Prof. T. S. Rathore. EE Dept., IIT Bombay March 2006

2 Analysis of RDS Network Fig.: RDS circuit Assumed diode method -  It is partly graphical and partly analytical method. Steps involved – 1)Determine v o – v i relation for all the 2 n possible states of diodes. 2)Plot these straight lines.

3 Fig. : Plot of straight line relations 3) Find diode states corresponding to large –ve input (L state) and +ve input (R state). 4) Find the leftmost crossing point ( C 1 ). 5) Repeat until all crossing points are exhausted.  Number of calculation steps (CSs) are, = = 39

4 Break point method – Steps involved – 1)Assuming one of the diode at its break point, confirm the remaining diode states. 2)Repeat step 1 for all the remaining diodes. 3)Find the left most (L) and right most (R) states. 4) Plot v 0 – v i curves.  Number of CSs are, = = 82

5 Sequential Break point method – Steps involved – 1)Determine the leftmost state (L) and rightmost state (R). 2) Find the fictitious break voltages – FBVs (v i s) in L state. 3) Identify the minimum FBV.

6 4) Continue this process till R state is arrived. 5) Join all the break points. State (FBV) D1D2D3D4D5Break- points No. of CSs. L0 (-15) 0 (0) 1 (5) 0 (10) 1 (10) (-15, -12) (0) 1 (5.8) 0 (5) 1 (10) (0, 0) (3.58, 3.58) (5.92, 4.99) (6.71, 5.37)4+1 R Total CSs =26+2

7 Fig.: Transfer characteristic.  Total number of CSs are, N 3 (28) < N 1 (39) < N 2 (82)

8 Flow chart for the analysis and fault diagnosis of RDS network for CUT for sample circuit for fault- detection for sample circuit

9 Test circuit Fault dictionary X axis → 1cm=1V Y axis → 1cm=1V

10 THANK YOU