RELIABILITY BLOCK DIAGRAMS SRE Meeting April 12, 2016 Daniel Sillivant

Slides:



Advertisements
Similar presentations
Routed Systems Presented by: Bassam Najar, Design Engineer Butler International Inc.
Advertisements

BumperBot uses two contact switches to go through a labyrinth. Bumper.
©GoldSim Technology Group LLC., 2015 Designing Well-Structured and Scalable Models April 2015 Webinar.
3/20/20091 More State Machines. Multiple processes.
Presented by: Reshef Schreiber Itay Leibovich Instructed by: Eran Segev.
EE 2303 Week 2 EE 2303 Week 2. Overview Kirchoff’s Current Law (KCL) Kirchoff’s Voltage Law (KVL) Introduction to P-spice.
1 Spring 2007 CSCI 660 CSCI-660 Project Title Project team members’ names.
3/13/20081 Lab 6 Solution Part 1: Design a sequence detector for the sequence “00101” Part 2: a b See sm1.vhdSee sm2.vhd See seq1.vhd.
All Rights Reserved Copyright (C) Bee Technologies Inc.2010
Chapter 10 Optical fiber measuring instruments and testing single-mode fiber networks.
CPE 169 Digital Design Laboratory Digilent Inc. Nexys Development Board.
1 © 2004, Cisco Systems, Inc. All rights reserved. Chapter 5 WANs and Routers/ Introduction to Routers.
Premduth Vidyanandan & Adrian Hernandez
Fiber Optic splicing process Technology Partners.
Chapter 3 Networking Hardware Cisco Learning Institute Network+ Fundamentals and Certification Copyright ©2005 by Pearson Education, Inc. Upper Saddle.
1 © 2003, Cisco Systems, Inc. All rights reserved. CCNA 2 v3.0 Module 1 WANs and Routers.
1 © 2003, Cisco Systems, Inc. All rights reserved. CCNA 2 v3.0 Module 1 WANs and Routers.
Installation Guide for AC-1000RF & SA V1.6 Installation Guide for AC-1000RF & SA V1.6 Version Eng1.10 Jul., Union Community Co., Ltd.
Network Communications: Chapter 3 Introduction to Computer Architecture.
MJS1 Computer Society SCC20 Hardware Interface Committee PAR Proposal: IEEE-P Portable-Bench Top Universal Pin Map.
Project Title (as descriptive as possible) Group Members CPE495 Group ??? Computer Engineering Design I Electrical and Computer Engineering The University.
Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1
Robotics & Engineering Design Projective Management Chin-Sung Lin Eleanor Roosevelt High School.
OOSE Use Case. Requirement Functional: –Features, capabilities, and security Non Functional: –Usability: Human factors, help, and documentation –Reliability:
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
TCSP Presentation #3 Team 14 SPOT DASH. Schematics 3 Pages 3 Pages Page 1: Buttons, LEDs, sensors related circuits Page 1: Buttons, LEDs, sensors related.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
FIGURE 7.1 Introducing the reduce and return approach. Robert L. Boylestad Introductory Circuit Analysis, 10ed. Copyright ©2003 by Pearson Education, Inc.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
IEEE P Practical Representation of P using IEEE
Date of download: 5/30/2016 Copyright © ASME. All rights reserved. From: Introduction of the Element Interaction Technique for Welding Analysis and Simulation.
Date of download: 6/2/2016 Copyright © ASME. All rights reserved. From: Static Friction Experiments and Verification of an Improved Elastic-Plastic Model.
Chapter Seven Network Topology [tə'p ɒ ləd ʒɪ ]. In networking, the term “topology” refers to the layout of connected devices on a network. This article.
Residential Audio & Video Systems Copyright © 2005 Heathkit Company, Inc. All Rights Reserved Presentation 16 – A-Bus ® Audio Distribution Systems.
Date of download: 9/18/2016 Copyright © 2016 SPIE. All rights reserved. The system layout for the diffractive optics calibrator (DOC). Figure Legend: From:
Contact Us.
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part3
Date of download: 11/1/2017 Copyright © ASME. All rights reserved.
Date of download: 11/2/2017 Copyright © ASME. All rights reserved.
Date of download: 11/6/2017 Copyright © ASME. All rights reserved.
Alternate Cable Configurations
Date of download: 12/29/2017 Copyright © ASME. All rights reserved.
Design of a Wireless Biological Signal Conditioning System1
How To Add A Xerox Printer To Google Chrome
Frio River Cabins - Frio Vacation Homes - Frio Country Resort
ABE463 AS20 Interface.

Simplex panel # 4100ES ES y 4100U.
Suggested Project Report Outline
IAY 0600 Digital Systems Design
Name:_____________________________
Copyright © 2015, 2012, 2009 Elsevier Inc. All rights reserved.
The Skinny Dippers Michael Green.
Problem Statement. : Team Name. :. Team Leader Name. :
CrystaLatchTM High Power 1x1,1x2 Solid-State Fiberoptic Switch (5W CW)
CrystaLatchTM 1x8 Fiberoptic Switch
Performance Specifications
Figure Serial versus Parallel Data Transfer
Optical Switch Evaluation Kit Circuit Board and Software (ROHS6-MB01A)
CrystaLatchTM 1x1, 1x2, Solid-State Fiberoptic Switch
Optical Switch Evaluation Kit Circuit Board and Software
Optical Switch Evaluation Kit Circuit Board and Software (ROHS6-MB01B)
Firebase Vs. MongoDB: Choose the Best Database of 2019
CrystaLatchTM 1x2 Multicasting Solid-State Fiberoptic Switch
CrystaLatchTM 1x16 Bidirectional Solid State Fiberoptic Switch
Performance Specifications
Meet Us
Contact Us
Group 9 Andrew White Ryan Hamdorff Jimmy Psihogios
Presentation transcript:

RELIABILITY BLOCK DIAGRAMS SRE Meeting April 12, 2016 Daniel Sillivant

Basic Design Configurations 4/12/ © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED

Description 4/12/2016 © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED 3 Part A Part B Part CPart D

Description 4/12/ Part A Part B Part A Interface Inside Part © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED To Part D

Part Description 4/12/ Connector A-1 Connector B-1 Connector B-2 Connector A-2 Connector C-1 Connector C-2 Interface From Part 1 From Part 2 Interface © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED

Cable Bundle Description 2 Different Cable Types 3 Different Connectors 4/12/ Connector A-1 Connector B-1 Cable A-1 Connector C-1 Cable B-1.1 Cable B-1.2 Start End © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED

RBD of Cable Bundle 4/12/ © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED

Problem Statement 2 Cable Bundles Requirement: One Cable A Path out of 2 provided One Cable B Path out of 4 provided 4/12/ © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED 3 Pin Connector A-1 6 Pin Connector B-1 6 Pin Connector B-2 3 Pin Connector A-2 9 Pin Connector C-1 9 Pin Connector C-2 Interface From Part 1 From Part 2 Interface

Schematic: Cable Configuration 4/12/ © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED ???

RBD: Design Alternative 1 4/12/ © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED

RBD: Design Alternative 2 4/12/ © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED ???

RBD: Design Alternative 3 4/12/ © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED

RBD: Repeated Blocks 4/12/ © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED

Simulation Results RBD ReliabilityUnreliability RBD: Single Cable Bundle RBD: Design Alternative RBD: Design Alternative RBD: Design Alternative RBD: Using Repeated Blocks *Assumed a reliability of 0.9 for every block 4/12/ © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED

Questions? 4/12/2016 © 2016 UNIVERSITY OF ALABAMA IN HUNTSVILLE ALL RIGHTS RESERVED 15 Contact Information Daniel Sillivant