App. Specific DRAMs Eyad Al-Hazmi. Roadmap Introduction High-Speed DRAMs Fast DRAMs using Multi Banks Graphics DRAMs Pseudo-SRAMs.

Slides:



Advertisements
Similar presentations
Outline Memory characteristics SRAM Content-addressable memory details DRAM © Derek Chiou & Mattan Erez 1.
Advertisements

Chapter 5 Internal Memory
5-1 Memory System. Logical Memory Map. Each location size is one byte (Byte Addressable) Logical Memory Map. Each location size is one byte (Byte Addressable)
Anshul Kumar, CSE IITD CSL718 : Main Memory 6th Mar, 2006.
COEN 180 DRAM. Dynamic Random Access Memory Dynamic: Periodically refresh information in a bit cell. Else it is lost. Small footprint: transistor + capacitor.
Main Mem.. CSE 471 Autumn 011 Main Memory The last level in the cache – main memory hierarchy is the main memory made of DRAM chips DRAM parameters (memory.
10.2 Characteristics of Computer Memory RAM provides random access Most RAM is volatile.
RAM. RAM on the Motherboard Loses all data when PC is turned off (except data stored on CMOS chip) Loses all data when PC is turned off (except data stored.
System Clock, clock speed, Word Length & Bus Width.
CS.305 Computer Architecture Memory: Structures Adapted from Computer Organization and Design, Patterson & Hennessy, © 2005, and from slides kindly made.
Chapter 9 Memory Basics Henry Hexmoor1. 2 Memory Definitions  Memory ─ A collection of storage cells together with the necessary circuits to transfer.
1 The System Unit Lecture 2 CSCI 1405 Introduction to Computer Science Fall 2006.
DRAM. Any read or write cycle starts with the falling edge of the RAS signal. –As a result the address applied in the address lines will be latched.
EECC722 - Shaaban #1 lec # 12 Fall Computer System Components SDRAM PC100/PC MHZ bits wide 2-way interleaved ~ 900 MBYTES/SEC.
Memory Hierarchy.1 Review: Major Components of a Computer Processor Control Datapath Memory Devices Input Output.
Spring 2002EECS150 - Lec19-memory Page 1 EECS150 - Digital Design Lecture 18 - Memory April 4, 2002 John Wawrzynek.
8-5 DRAM ICs High storage capacity Low cost Dominate high-capacity memory application Need “refresh” (main difference between DRAM and SRAM) -- dynamic.
NS Training Hardware. Memory Interface Support for SDRAM, asynchronous SRAM, ROM, asynchronous flash and Micron synchronous flash Support for 8,
Computer Systems Computer Performance.
* Definition of -RAM (random access memory) :- -RAM is the place in a computer where the operating system, application programs & data in current use.
RAM (random access memory)
PC Maintenance: Preparing for A+ Certification
Memory COMPUTER ORGANIZATION – ITC CPU (processing) Random Access Memory RAM Temporarily holds Data or Instruction 3.
CSIT 301 (Blum)1 Memory. CSIT 301 (Blum)2 Types of DRAM Asynchronous –The processor timing and the memory timing (refreshing schedule) were independent.
©Wen-mei W. Hwu and David Kirk/NVIDIA, ECE408/CS483/ECE498AL, University of Illinois, ECE408/CS483 Applied Parallel Programming Lecture 7: DRAM.
Memory Technology “Non-so-random” Access Technology:
SDRAM Synchronous dynamic random access memory (SDRAM) is dynamic random access memory (DRAM) that is synchronized with the system bus. Classic DRAM has.
Chapter 1 Upgrading Memory Prepared by: Khurram N. Shamsi.
Types of RAM By Alysha Gould. TYPES OF RAM SIMM’S DIMM’S DRAM SDRAM RDAM VDRAM.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 8 – Memory Basics Logic and Computer Design.
Main Memory Background Random Access Memory (vs. Serial Access Memory) Cache uses SRAM: Static Random Access Memory –No refresh (6 transistors/bit vs.
CPE232 Memory Hierarchy1 CPE 232 Computer Organization Spring 2006 Memory Hierarchy Dr. Gheith Abandah [Adapted from the slides of Professor Mary Irwin.
CSIE30300 Computer Architecture Unit 07: Main Memory Hsin-Chou Chi [Adapted from material by and
Physical Memory And Physical Addressing Chapter 10 1.
Survey of Existing Memory Devices Renee Gayle M. Chua.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 24 – Computer Memory— Part 1.
Chapter 5 Internal Memory. Semiconductor Memory Types.
COMPUTER SCIENCE Data Representation and Machine Concepts Section 1.2 Instructor: Lin Chen August 2013.
EEE-445 Review: Major Components of a Computer Processor Control Datapath Memory Devices Input Output Cache Main Memory Secondary Memory (Disk)
Minimum System Requirements Clock Generator Memory Interfacing.
CPEN Digital System Design
Egle Cebelyte. Random Access Memory is simply the storage area where all software is loaded and works from; also called working memory storage.
® SRAM Overview. ® Slide 2 Objectives n What is SRAM? l Memory vs. Storage l Terminology l Static vs. Dynamic l Random vs. Sequential
CYPRESS SEMICONDUCTOR. 2 Cypress Confidential QDR Class vs DDR III (DRAM) 8 8 DDR3 SDRAM QDR2+ SRAM Multiplexed Address Bus (Row &
Dynamic Random Access Memory (DRAM) CS 350 Computer Organization Spring 2004 Aaron Bowman Scott Jones Darrell Hall.
MEMORIA (RAM) Miguel A. Guillermo Castillo Prof.Ruddy.
Computer Architecture Lecture 24 Fasih ur Rehman.
How do you model a RAM in Verilog. Basic Memory Model.
Overview von Neumann Architecture Computer component Computer function
1 Adapted from UC Berkeley CS252 S01 Lecture 18: Reducing Cache Hit Time and Main Memory Design Virtucal Cache, pipelined cache, cache summary, main memory.
Lesson 4 Motherboard Core Hardware Fundamentals Objectives Identify the component layout of a motherboard. Identify distinguishing characteristics of.
1 Memory Hierarchy (I). 2 Outline Random-Access Memory (RAM) Nonvolatile Memory Disk Storage Suggested Reading: 6.1.
Contemporary DRAM memories and optimization of their usage Nebojša Milenković and Vladimir Stanković, Faculty of Electronic Engineering, Niš.
CS 1410 Intro to Computer Tecnology Computer Hardware1.
CS35101 Computer Architecture Spring 2006 Lecture 18: Memory Hierarchy Paul Durand ( ) [Adapted from M Irwin (
CSE431 L18 Memory Hierarchy.1Irwin, PSU, 2005 CSE 431 Computer Architecture Fall 2005 Lecture 18: Memory Hierarchy Review Mary Jane Irwin (
“With 1 MB RAM, we had a memory capacity which will NEVER be fully utilized” - Bill Gates.
CPEG3231 Integration of cache and MIPS Pipeline  Data-path control unit design  Pipeline stalls on cache misses.
RAM RAM - random access memory RAM (pronounced ramm) random access memory, a type of computer memory that can be accessed randomly;
Primary Storage The Triplets – ROM & RAM & Cache.
Physical Memory and Physical Addressing ( Chapter 10 ) by Polina Zapreyeva.
7-5 DRAM ICs High storage capacity Low cost
RAM, CPUs, & BUSES Egle Cebelyte.
Computer Memory.
RAM Chapter 5.
The Triplets – ROM & RAM & Cache
CSCI206 - Computer Organization & Programming
BIC 10503: COMPUTER ARCHITECTURE
Graphics Hardware: Specialty Memories, Simple Framebuffers
Chapter 4: MEMORY.
Presentation transcript:

App. Specific DRAMs Eyad Al-Hazmi

Roadmap Introduction High-Speed DRAMs Fast DRAMs using Multi Banks Graphics DRAMs Pseudo-SRAMs

Introduction DRAM, Dynamic Random Access Memory Historically been high volume, standard memory Many DRAM applications differing in requirements Many types of DRAMs

High-Speed DRAMs DRAMs were asynchronous with processor.... Sometimes processor access while refreshing Processor has to wait for interrupt req. from memory TOTAL WASTE OF TIME !!! Examples: FPM DRAM

High-Speed DRAMs Cont. A synchronous interface was added to DRAM DRAM is under system clock control Permits adding control features behind it Made a huge improvement in speed Examples: SDRAM (speed = 133 MHz, Operating voltage = 3.3 V)

High-Speed DRAMs Cont.

A DDR interface was added to DRAM Allowing of fetching two words per one cycle Data rate = 2*Clock frequency Examples: DDR SDRAM, DDRII SDRAM

High-Speed DRAMs Cont.

Fast DRAMs using Multi-Banks Reduces the capacitance of word lines Two Designs; Different characteristics Goal: Reduction of Read Latency

Fast DRAMs using Multi-Banks Cont. CSR/W Address Data CSR/W Address Data CSR/W Address Data... Data width = m × p bits. mm

Fast DRAMs using Multi-Banks Cont. CSR/W Address Data CSR/W Address Data CSR/W Address Data... Data width = m bits mmm m k to 2 k decoder n n+kn+k... k Address

Graphics DRAM (VRAM) Requirements: Lower memory system density Higher speed than main memory applications Wide I/O bus to match system bus Need for few DRAMs  DRAMs can be closer Uses point-to-point interface to increase I/O speed

Pseudo-SRAM (PSRAM) DRAM inside – SRAM outside (SRAM Interface) DRAMs with SRAM interfaces first appeared in 1980s High density and power requirements, motivation to make newer SRAM interface DRAMs, beginning of PSRAMs.

Summery Introduction High-Speed DRAMs Fast DRAMs using Multi Banks Graphics DRAMs Pseudo-SRAMs

Thank You...