COTS for on-detector timing distribution. Status report and preliminary tests. A. Aloisio, R. Giordano University of Naples ‘Federico II’ and INFN

Slides:



Advertisements
Similar presentations
B. Hall June 14, 2001Pixel ReadoutPage 1 Goals Look at two word synchronization techniques. Look at signal integrity of LVDS transmission at receiving.
Advertisements

Ancillary firmware for the NSW Trigger Processor Lorne Levinson, Weizmann Institute for the NSW Trigger Processor Working Group NSW Electronics Design.
Token Bit Manager for the CMS Pixel Readout
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
CMS Week Sept 2002 HCAL Data Concentrator Status Report for RUWG and Calibration WG Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
Inter TEL62 communication M. Raggi, M. Piccini, F. Gonnella 16 th October 2013 TDAQ Working Group Meeting.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
FF-LYNX R. Castaldi, G. Magazzù, P. G. Verdini INFN – Sezione di Pisa G. Bianchi, L. Fanucci, S. Saponara, C. Tongiani Dipartimento di Ingegneria della.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Hardware Design of High Speed Switch Fabric IC. Overall Architecture.
IEEE08/NSS R. Kass N Radiation-Hard/High-Speed Data Transmission Using Optical Links W. Fernando, K.K. Gan, A. Law, H.P. Kagan, R.D. Kass, J. Moore,
P. Jansweijer Nikhef Amsterdam Electronics- Technology October 15, 20091VLVnT-09 Athens Measuring propagation delay over a coded serial communication channel.
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
Filip Tavernier Karolina Poltorak Sandro Bonacini Paulo Moreira
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
The GBT A single link for Timing, Trigger, Slow Control and DAQ in experiments A. Marchioro CERN/PH-MIC.
Status of the Beam Phase and Intensity Monitor for LHCb Richard Jacobsson Zbigniew Guzik Federico Alessio TFC Team: Motivation Aims Overview of the board.
1 “Fast FPGA-based trigger and data acquisition system for the CERN experiment NA62: architecture and algorithms” Authors G. Collazuol(a), S. Galeotti(b),
FF-LYNX (*): Fast and Flexible protocols and interfaces for data transmission and distribution of clock, trigger and control signals (*) project funded.
14/6/2000 End Cap Muon Trigger Review at CERN 1 TGC LVL1 Trigger System Link C.Fukunaga/Tokyo Metropolitan University TGC electronics group System link.
The L0 Calorimeter Trigger U. Marconi On behalf of the Bologna Group CSN1, Catania 16/9/02.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
The GBT, a Proposed Architecture for Multi-Gb/s Data Transmission in High Energy Physics P. Moreira CERN – Geneva, Switzerland Topic Workshop on Electronics.
J.Ye / SMU Sept.4, 2007 Joint ATLAS CMS Opto-electronics working group, subgroup C 1 Report from sub-group C, Optical Link Evaluation Criteria and Test.
Transfering Trigger Data to USA15 V. Polychonakos, BNL.
14/Sept./2004 LECC2004 Irradiation test of ASIC and FPGA for ATLAS TGC Level-1Trigger System 1 TID (  -ray) and SEE (proton) tests and results for ROHM.
Level-1 Data Driver Card (L1DDC) HEP May 2014 Naxos 08/05/2014HEP 2014, NAXOS Panagiotis Gkountoumis National Technical University of Athens.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
CMS Upgrade Workshop – Nov 20, H C A L Upgrade Workshop CMS HCAL Working Group FE Electronics: New GOL Nov 20, 2007 HCAL personnel interested in.
IB PRR PRR – IB System.
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
Beam Secondary Shower Acquisition System: Igloo2 GBT Starting with LATOP version Student Meeting Jose Luis Sirvent PhD. Student 16/06/
GBT protocol implementation on Xilinx FPGAs Csaba SOOS PH-ESE-BE-OT.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
28/04/2017 Forward Error Correcting (FEC) coding for SuperB serial links: a preliminary study Sergio Cavaliere Department of Physics, University of Napoli.
Status and Plans for Xilinx Development
Recovered-clock jitter analysis for Super B A. Aloisio, R. Giordano INFN and University of Naples ‘Federico II’
First Results from Radiation Tolerance Tests on Xilinx Virtex 5
DHH progress report Igor Konorov TUM, Physics Department, E18 DEPFET workshop, Bonn February 7-9, 2011 Outline:  Implementation synchronous clock distribution.
Some thoughs about trigger/DAQ … Dominique Breton (C.Beigbeder, G.Dubois-Felsmann, S.Luitz) SuperB meeting – La Biodola – June 2008.
A DWDM link for Real-Time data acquisition systems
FF-LYNX: 2010 & H Luca Fanucci Pisa, 14 Giugno 2011.
F. Odorici - INFN Bologna
Serial link Loss-of-Lock impact on trigger distribution dead time
The Data Handling Hybrid
Results of the TLK1711-A Radiation Tolerance Tests
Defining serial links for SuperB
Student Meeting Jose Luis Sirvent PhD. Student 26/05/2014
Creation of a reference design in standard mode
Electronics, Trigger and DAQ for SuperB
The Control of Phase and Latency in the Xilinx Transceivers
Links & Clock distribution: toward the TDR
VELO readout On detector electronics Off detector electronics to DAQ
Impact of Serializer/Deserializer Architecture on ETD High-Speed Links
SVT detector electronics
Test Bench for Serdes Radiation Qualification
Measuring propagation delay over a coded serial communication channel using FPGAs P.P.M. Jansweijer, H.Z. Peek October 15, 2009 VLVnT-09 Athens.
SVT detector electronics
Electronics, Trigger and DAQ for SuperB: summary of the workshop.
The LHCb Front-end Electronics System Status and Future Development
Perugia SuperB Workshop June 16-19, 2009
Orsay Talks Christophe : General questions and future developments.
Fixed Latency Serial Links with FPGA-embedded SerDes for SuperB
Presentation transcript:

COTS for on-detector timing distribution. Status report and preliminary tests. A. Aloisio, R. Giordano University of Naples ‘Federico II’ and INFN

SuperB Workshop - SLAC, Oct.092 Overview SerDes in the ETD framework COTS for the FCTS Testing the NSC DS92LV18 Info from the foundry: layout, process, … Preparing for the rad tests Work in progress Conclusions

Setting the scene SuperB Workshop - SLAC, Oct.093 From : D. Breton & U. Marconi Proposal for the Electronics Trigger and DAQ architecture of SuperB June 8th 2009, Perugia Workshop FCTS: Fast Control and Trigger System FE: Front End ROM: Read Out Module In the ETD framework, serial links with different features have been specified FCTS-to-FEE distributes timing on detector: it needs fixed latency, low jitter, rad tolerance

Why COTS ? SerDes embedded in SRAM FPGAs very likely can not be used Off-the-shelf components could be selected and qualified for rad-tolerance Glue-logic could go in anti-fuse FPGAs Alternatives: custom design, SLHC GBT project, …

The NSC DS92LV18 SerDes Full duplex transceiver 18bit payload, 20bit symbol, 15 to 66 MHz Up to 1.3 Gbit/s LVDS serial I/O 3.3V, ~1 W (max) SuperB Workshop - SLAC, Oct.095

DS92LV18 Plus/Minus Plus Simple protocol -> fixed latency 20bit simbol, compatible with FPGA embedded transceivers Tolerant TX vs. RX clock frequency scheme 0.25 um CMOS process already qualified (not the part) Cheap (<10€) Minus 1 Gbit/s range Encoding required externally

Evaluation Board Eval board available from National 2 transceivers + 1 dual-transmitter LVDS serial streams on SMA connectors Data/controls/clocks on test points SuperB Workshop - SLAC, Oct TX clockRX refclk 18 RX clock Coax cables TX RX

Latency test Fixed latency, after loss-of-lock, reset, power cycle T lat =  61.2 MHz (5ns coax cables) SuperB Workshop - SLAC, Oct.098 TX clock Tx-D0 RX clock (recovered) Rx-D0

Physical protocol 20bit symbol: start, 18bit payload, stop Guaranteed transitions at the symbol boundary No encoding provided, pattern is transmitted as-it-is 61.2 MHz x 20 -> 1.2 Gbit/s, 1.1 Gbit/s user bandwidth, 1 UI = 817 ps SuperB Workshop - SLAC, Oct.099 startstopstartstopstart

Errored Stream Errored streams with missing start/stop are emulated by a data generator Errors (1 every 200 symbols) are injected into the deserializer to study loss-of-lock and error recovery timing ‘Training’ or ‘Sync’ pattern are needed to achieve a new lock SuperB Workshop - SLAC, Oct.0910 RX refclk Missing start Error flag start stop RX

SYNC patterns A SYNC pattern is a fixed payload of 9bit high followed by 9bit low: it is an unambiguous pattern to align with It is generated on-demand by the TX to favour the lock: specific user payloads may disrupt the process We have used a modified pattern to stress the CDR start stop start stop start payload 9 UI Modified SYNC Pattern payload 18 UI SYNC Pattern

Loss-of-lock Each and every missing start/stop triggers a loss-of-lock Then, the RX automatically tries to lock on the stream Lock is (should be) guaranteed by SYNC patterns: BELLE reports a few problems with older components, no issues have been seen during our tests SuperB Workshop - SLAC, Oct Error flag RX recovered clock LOCK* Error injection Loss-of-LockLock achieved

Recovery time Recovery time with modified SYNC pattern is 55 clock cycles In our setup, RX refclk is derived from TX clock (too optimistic !) 500 to 1000 clock cycles can be expected in a real working condition (see datasheet) Lock is guaranteed SuperB Workshop - SLAC, Oct.0913 Error flag RX recovered clock LOCK* Error injection 890 ns 250 ns LOCK* Histogram

Error close-up Latency of up to 5 clock cycles between error and loss-of-lock, data corrupted immediately Duty cycle distortion on recovered clock, then stuck-at-one SuperB Workshop - SLAC, Oct.0914 Error flag RX recovered clock LOCK* Error injection Up to 5 clock cycles

Process info CMOS8 process, 250nm same as DS92LV1023, qualified by ATLAS, CMS No SEU/SEL performed up to now on DS92LV18 (National, ESA, CERN, …) TID test passed up to 100 kRad (National) SuperB Workshop - SLAC, Oct.0915

from National Semi TID SuperB Workshop - SLAC, Oct.0916 SEL SEFI

SuperB Workshop - SLAC, Oct.0917 DS92LV18 layout serializerdeserializer Chip layout courtesy of National Semiconductor 60 KeV Xray picture 5.5 mm

LNS facility SEE/SEU tests are planned in 2010 at LNS (Catania, Italy) 62 MeV proton beam Heavy ion beams available for LET threshold measurements, if needed Waiting for Beam Time Unit call & allocation (end 2009) SuperB Workshop - SLAC, Oct.0918

Work in progress DS92LV18 Recovered clock jitter analysis Payload encoding scheme FPGA protocol emulation for hybrid links Rad Tests SuperB Workshop - SLAC, Oct.0919

SuperB Workshop - SLAC, Oct.0920 Conclusions DS92LV18 is a candidate for on-detector FCTS implementation It shows fixed latency and it could also be considered for FEE-to-ROM links, depending upon the total bandwidth required Encoding/scrambling to be done externally for DC balance, possibly Error Detection/Correction in the payload Process already validated by ATLAS, CMS, not the part. Rad test at LNS in 2010, with 62 MeV proton beam

Acknowledgement We wish to thank Kirby Kruckmeyer, Radiation Effects Engineering Manager, Hi-Rel Operations (National Semiconductor) for his suggestions and precious support We are also grateful to Giacomo Cuttone and his team at LNS for the support in preparing the rad test setup; to Paolo Russo and Giovanni Mettivier (Univ. of Naples and INFN) for the Xray analysis of the DS92LV18