New CPU, new arch, KVM and commercial cloud Michele Michelotto 1.

Slides:



Advertisements
Similar presentations
Intel Multi-Core Technology. New Energy Efficiency by Parallel Processing – Multi cores in a single package – Second generation high k + metal gate 32nm.
Advertisements

Cloud Computing Mick Watson Director of ARK-Genomics The Roslin Institute.
An evaluation of the Intel Xeon E5 Processor Series Zurich Launch Event 8 March 2012 Sverre Jarp, CERN openlab CTO Technical team: A.Lazzaro, J.Leduc,
Hepmark project Evaluation of HEP worker nodes Michele Michelotto at pd.infn.it.
OPTERON (Advanced Micro Devices). History of the Opteron AMD's server & workstation processor line 2003: Original Opteron released o 32 & 64 bit processing.
1 Lecture 26: Case Studies Topics: processor case studies, Flash memory Final exam stats:  Highest 83, median 67  70+: 16 students, 60-69: 20 students.
Cosc 2150 Current CPUs Intel and AMD processors. Notes The information is current as of Dec 5, 2014, unless otherwise noted. The information for this.
1 Chapter 01 Authors: John Hennessy & David Patterson.
HS06 on the last generation of CPU for HEP server farm Michele Michelotto 1.
Moving out of SI2K How INFN is moving out of SI2K as a benchmark for Worker Nodes performance evaluation Michele Michelotto at pd.infn.it.
Processors Menu  INTEL Core™ i Processor INTEL Core™ i Processor  INTEL Core i Processor INTEL Core i Processor  AMD A K.
COMPUTER ARCHITECTURE
Alleviating Constraints with Resource Pools & Live Migration with Enhanced VMotion* Breakout Session# 2823 Raghu Yeluri Sr. Architect Intel Corporation.
SUMMER VACATION SCHOLARSHIP | IM&T Scientific Computing in the Cloud.
Comp-TIA Standards.  AMD- (Advanced Micro Devices) An American multinational semiconductor company that develops computer processors and related technologies.
DELL PowerEdge 6800 performance for MR study Alexander Molodozhentsev KEK for RCS-MR group meeting November 29, 2005.
Enabling Technologies for Distributed and Cloud Computing Dr. Sanjay P. Ahuja, Ph.D FIS Distinguished Professor of Computer Science School of.
Different CPUs CLICK THE SPINNING COMPUTER TO MOVE ON.
Computer Performance Computer Engineering Department.
Intel’s Penryn Sima Dezső Fall 2007 Version nm quad-core -
Hardware Trends. Contents Memory Hard Disks Processors Network Accessories Future.
Processor Development The following slides track three developments in microprocessors since Clock Speed – the speed at which the processor can carry.
CPU Inside Maria Gabriela Yobal de Anda L#32 9B. CPU Called also the processor Performs the transformation of input into output Executes the instructions.
HS06 on new CPU, KVM virtual machines and commercial cloud Michele Michelotto 1.
Fast Benchmark Michele Michelotto – INFN Padova Manfred Alef – GridKa Karlsruhe 1.
1 Latest Generations of Multi Core Processors
Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching.
Virtualisation Front Side Buses SMP systems COMP Jamie Curtis.
Hyper Threading Technology. Introduction Hyper-threading is a technology developed by Intel Corporation for it’s Xeon processors with a 533 MHz system.
KOLKATA Grid Site Name :- IN-DAE-VECC-02Monalisa Name:- Kolkata-Cream VO :- ALICECity:- KOLKATACountry :- INDIA Shown many data transfers.
Microprocessors BY Sandy G.
How are they called?.
Enabling Technologies for Distributed Computing Dr. Sanjay P. Ahuja, Ph.D. Fidelity National Financial Distinguished Professor of CIS School of Computing,
Ian Gable HEPiX Spring 2009, Umeå 1 VM CPU Benchmarking the HEPiX Way Manfred Alef, Ian Gable FZK Karlsruhe University of Victoria May 28, 2009.
HS06 on last generation of HEP worker nodes Berkeley, Hepix Fall ‘09 INFN - Padova michele.michelotto at pd.infn.it.
Multi-core CPU’s April 9, Multi-Core at BNL First purchase of AMD dual-core in 2006 First purchase of Intel multi-core in 2007 –dual-core in early.
Processors with Hyper-Threading and AliRoot performance Jiří Chudoba FZÚ, Prague.
Chap 4: Processors Mainly manufactured by Intel and AMD Important features of Processors: Processor Speed (900MHz, 3.2 GHz) Multiprocessing Capabilities.
HS06 performance per watt and transition to SL6 Michele Michelotto – INFN Padova 1.
HEPMARK2 Consiglio di Sezione 9 Luglio 2012 Michele Michelotto - Padova.
Industry Standard Servers Infrastructure Refresh Why?
From Westmere to Magny-cours: Hep-Spec06 Cornell U. - Hepix Fall‘10 INFN - Padova michele.michelotto at pd.infn.it.
Parallel Computers Today Oak Ridge / Cray Jaguar > 1.75 PFLOPS Two Nvidia 8800 GPUs > 1 TFLOPS Intel 80- core chip > 1 TFLOPS  TFLOPS = floating.
Microprocessor Design Process
The last generation of CPU processor for server farm. New challenges Michele Michelotto 1.
PASTA 2010 CPU, Disk in 2010 and beyond m. michelotto.
Hardware Architecture
HPC/HTC vs. Cloud Benchmarking An empirical evaluation of the performance and cost implications Kashif Iqbal - PhD ICHEC, NUI Galway,
Moving out of SI2K How INFN is moving out of SI2K as a benchmark for Worker Nodes performance evaluation Michele Michelotto at pd.infn.it.
Multi-Core CPUs Matt Kuehn. Roadmap ► Intel vs AMD ► Early multi-core processors ► Threads vs Physical Cores ► Multithreading and Multi-core processing.
SI2K and beyond Michele Michelotto – INFN Padova CCR – Frascati 2007, May 30th.
Benchmarking of CPU models for HEP application
Intel and AMD processors
Itanium® 2 Processor Architecture
Multiple Processor Systems
PC Components Microprocessor - performs all computations RAM - larger RAM memory contains more data Motherboard - holds all the above components Ports.
Evaluation of HEP worker nodes Michele Michelotto at pd.infn.it
CCR Autunno 2008 Gruppo Server
Hardware 201: Selecting Database Hardware
Gruppo Server CCR michele.michelotto at pd.infn.it
How to benchmark an HEP worker node
Low Power processors in HEP
Gruppo Server CCR michele.michelotto at pd.infn.it
How INFN is moving out of SI2K has a benchmark for Worker Nodes
Lynn Choi School of Electrical Engineering
Passive benchmarking of ATLAS Tier-0 CPUs
HISTORY OF MICROPROCESSORS
CERN Benchmarking Cluster
INFN - Padova michele.michelotto at pd.infn.it
عمارة الحاسب.
Presentation transcript:

New CPU, new arch, KVM and commercial cloud Michele Michelotto 1

The HEP WN for CPU farm 2  Two socket  Rack mountable: 1U, 2U, dual twin, blade  Multicore  About 2GB per logical cpu  x86-64  Intel or AMD

AMD roadmap 3  Steamroller moved to 2014?

Intel roadmap 4

AMD 5

Intel 6

HP Moonshot 7

Intel S12x0 Centerton 8

Intel 9

The dual proc Xeon E5 26xx 10

After E5 11  E version V2  July September 2013  Ivy Bridge core with 22nm Tri-gate fabrication process  Reduce TDP  Up to 10 ( or 12? ) cores with 25MB ( or 30? ) L3 cache  15% - 20% clock update  DD3 memory at 1866 MHz

Interlagos 12

AMD x16core 64GB at 2.1( up to 2.6) GHz 13

Piledriver core 14  Substitute the “Bulldozer” core  Smarter prefetching  A perceptron branch predictor that supplements the primary BPU  Larger L1 TLB  Schedulers that free up tokens more quickly  Faster FP and integer dividers and SYSCALL/RET (kernel/System call instructions)  Faster Store-to-Load forwarding

Abu Dhabi Family 15

Configuration Software 16  Operating System: SL release 5.7 (Boron)  Compiler: gcc version (Red Hat )  HEP-SPEC06 based on SPEC CPU 1.2 (32bit)  HEP-SPEC06 64 bit (default config + remove “–m32”)  2GB per core unless explicitly stated

AMD x16core 64GB at 2.4GHz vs GHz – 32bit 17

AMD x16core 64GB at 2.4GHz vs GHz – 64bit 18

Better architecture 19

Intel vs AMD 20

Intel Xeon E5 21

CPU market Outlook 22  The Clock race has stopped since about several years  Essentially all improvements in throughput come from increase in the number of cores  I dumped all the results from SPEC CPU  I take Int Rate Baseline as a Proxy of HS06  Keeping only X86-64 processor, dual socket

Clock vs Time since Aug

Core count since Aug

SIRate2006 since Aug

Intel 26

Power limitation for CPU processors 27

Clock limitations 28 From: The future of computing performance: Game Over or Next Level Ch4

Quad core ARM Cortex A9 29  Ultra compact size with full metal enclosure  Quad core ARM Cortex-A9 MPCore  10/100Mbps Ethernet with RJ- 45 LAN Jack  2 x High speed USB2.0 Host port  Android 4.x & Ubuntu  89$ or for 233$ the full kit  HepSpec06  ARMv8/64 bit in 2014

Thanks to Peter Elmer ACAT 30

Elastic Cloud 31  European Project e-Fiscal  Sergio Andreozzi (EGI)  Kashif Iqbal (ICHEC, NUI Galway, Ireland)  HS06 is the main benchmark in EGI  How we compare it with Amazon Elastic Cloud (EC2)  Create Virtual Machines environment on SL  Map to EC2 type of computing node

32

Xeon E vs EC2 33

Opteron 6272 vs EC2 34

HS06 for Medium (SBridge) SPEC score no. of VMs Virtualisation + Multi-tenancy effect on performance ~ 3.28% to 58.48% More realistic figure ~ to HPC/HTC vs. Cloud Benchmarking – eFiscal EGI TF 2012, Prague 35 HS06 Score

HS06 for Large (SBridge) Virtualisation + MT effect on performance ~ 9.49% to 57.47% Note the minimal effect of > no. of VMs HPC/HTC vs. Cloud Benchmarking – eFiscal EGI TF 2012, Prague 36 HS06 Score

HS06 for Xlarge (SBridge) Virtualisation + MT effect on performance ~ 8.14% to 55.84% Note the minimal effect of > no. of VMs HPC/HTC vs. Cloud Benchmarking – eFiscal EGI TF 2012, Prague 37 HS06 Score

HS06 for Medium (Opteron) Virtualisation + MT effect on performance ~ 3.77% to 47.89% HPC/HTC vs. Cloud Benchmarking – eFiscal EGI TF 2012, Prague 38 HS06 Score

HS06 for Large (Opteron) HPC/HTC vs. Cloud Benchmarking – eFiscal EGI TF 2012, Prague 39 Virtualisation + MT effect on performance ~ 9.04% to 48.88% HS06 Score

AMD x16core 64GB at 2.1 GHz in 64bit mode 41

New Intel Naming starting from E5 After Several generation of Xeon 5n xx 51xx (Woodcrest /Core 2c 65nm) 53xx (Clovertown / Core 4c 65nm) 54xx (Harpertown / Penryn 4c 45nm) 55xx (Gainestown / Nehalem 4c/8t 45nm) 56xx (aka Gulftown / Nehalem 6c/12t 45) Now Xeon E5 26xx “Sandy Bridge” EP 8c/16t nm ) 42