Lecture Plan for LCD (Electronic Materials: 2010)

Slides:



Advertisements
Similar presentations
LCD DISPLAY TECHNOLOGY
Advertisements

Display Systems and photosensors (Part 2)
1 Display Power Characteristics Lin Zhong ELEC518, Spring 2011.
Chapter 2 Modern CMOS technology
Flat Panel Displays --- Principles, Materials and Processes Jing Zhang 04/06/2004.
BY Kamran Yousaf BY Kamran Yousaf Display Technologies Color Graphics Adapter (CGA), 1981 four colors 320 * 200 pixels Enhanced Graphics Adapter (EGA)
CMOS Fabrication EMT 251.
Lecture 0: Introduction
CMOS Process at a Glance
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
Introduction to CMOS VLSI Design Lecture 0: Introduction
EET 450 – Advanced Digital Video Display Systems.
Process integration
Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.
Copyright © 2007 Heathkit Company, Inc. All Rights Reserved PC Fundamentals Presentation 40 – Displays and Resolution.
Sales Meeting December-04 TFTs Basic Concepts. TFTs Basic Concepts.
1 Display technologies Lin Zhong ELEC424, Fall 2010.
Introduction Integrated circuits: many transistors on one chip.
TFT LCD. What is TFT LCD –Flat Panel Display What is TFT LCD  TFT-LCD stands for Thin-Film Transistor Liquid- Crystal Display  It is an advanced display.
The Monitors Name of Teacher :Rasha My Name: Diana Anbar ID: University of Palestine Collage of Engineer Computer Skills.
Introduction to display technologies Jean-Michel Lechevallier.
Organic Electronics Yousof Mortazavi VLSI Course Presentation December 2004.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
Contents of the Lecture
LCD (Liquid Crystal Display)
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
LCD Panel Training Manual VD R&D 4Lab.
Samsung TFT-LCD Module Main Failure mode AMLCD Division Samsung Electronics Co., Ltd.
Principle of LCD Display
Device Physics – Transistor Integrated Circuit
Lecture No. 3.  Screen resolution  Color  Blank space between the pixels  Intentional image degradation  Brightness  Contrast  Refresh rate  Sensitivity.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
IC Process Integration
Amorphous Silicon TFT LCD Displays Jonathan Brownstein EECS 277A.
ECE484: Digital VLSI Design Fall 2010 Lecture: IC Manufacturing
Plasma Vs. LCD VS Plasma LCD.
Jay Dhamsaniya Rakesh Adroja Department of E & C Engineering Institute of Technology Nirma University Ahemedabad OCT
Lecture 24a, Slide 1EECS40, Fall 2004Prof. White Lecture #24a OUTLINE Device isolation methods Electrical contacts to Si Mask layout conventions Process.
1 FNAL Pixel R&D Status R. Lipton Brief overview due to 3 failed MS Powerpoint versions –3D electronics New technologies for vertical integration of electronics.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
K.B.H.POLYTECHNIC,MALEGAON CAMP, MALEGAON. Computer Hardware & Maintenance. S.Y.C.M/I.F Guided By :- Mr.K.S.Pawar. Lecturer in Computer Department.
CMOS VLSI Design Introduction
The Foundation of optical Block. The principle of a LCD panel of operation.
CMOS FABRICATION.
Graphics Cards and Monitors. GRAPHICS CARDS components video processor (and GPU)GPU video RAMRAM video ROM BIOS video DAC (DVI adapters don’t)(DVI resolution.
Prepared by:- BHADARKA DIVYA BHEDA PRIYANKA BHOYE KAJAL.
Lecture Plan for LCD (Electronic Materials: 2010)
KOSAKA LABORATORY LTD Markets & Applications ET4000 series ET5000 series.
1/21 Flat Panel Display System Lab. C.L. Wu Speaker: Chi-Lin Wu ( 吳其霖 ) Advisor: Prof. Han-Ping D. Shieh Department of Photonics and Display Institute,
Prepared By :- Kinjal Satasiya( ) (5 th sem) Guided By :- Dimple Agrawal.
Great Company Great People Thin Film Encapsulation 기존 TFT- LCD 상판 Glass TFT Glass Back Light 20 grams 5 mm 10% $ grams 5 mm 10% Weight Thickness.
Patterning - Photolithography
MIT Amorphous Materials 11: Amorphous Silicon Macroelectronics
New Mask and vendor for 3D detectors
Flat panel x-ray image sensors
Manufacturing Process I
Introduction Thin films of hydrogenated amorphous silicon (a-Si:H) are used widely in electronic, opto-electronic and photovoltaic devices such as thin.
Chapter 1 & Chapter 3.
Digital Integrated Circuits A Design Perspective
Liquid Crystal Display
Display for Mobile Phone
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Manufacturing Process I
Manufacturing Process I
CSE 87 Fall 2007 Chips and Chip Making
Active Matrix Displays
Presentation transcript:

Lecture Plan for LCD (Electronic Materials: 2010) Chapter 1 Design and operating principle of Color TFT-LCD 1 Structure of Color TFT-LCD Design of TFT-Array Panel Operating principle of Color TFT-LCD 4 Design Simulation of TFT-LCD Chapter 2 Manufacturing Technology of Color TFT-LCD 1 Mass production of Color TFT-LCD 2 Processing Technology of TFT-Array Processing Technology of TFT-Array Panel 4 Manufacturing of Color Filter 5 Formation of Liquid Crystal Cell 6 Module E-Mail: jsyoo@cau.ac.kr Tel: 02-820-5274

1 Structure of Color TFT-LCD Structure of Color LCD Panel Driving Circuit Unit 3 Backlight & Chassis Unit

2 Design of TFT-Array Panel Thin Film Transistor Data Electrode Pixel Electrode and Storage Capacitor Edge of Panel Pixel and Viewing Angle Product Yield of TFT-Array Panel

Storage Capacitor(Cs) TFT-LCD의 Unit Pixel & Equivalent Circuit Data Line (Source line) Storage Capacitor(Cs) Pixel Electrode (ITO) TFT Gate Line(Select Line)

Unit Cell & Equivalent Circuit Data Line 화소전극 (ITO) Data 신호배선 Source Drain 보호막 n+ a-Si Cst 전극 축적용량 (Cst) 축적용량 (Cst) 화소전극 (ITO) a-Si Gate Gate 절연막 Cst 전극 TFT TFT

Planar 구조 (c-Si MOS) TFT Top Gate 구조 Staggered 구조 Etch-back 구조 Type of Thin Film Transistor in terms of structure Planar 구조 (c-Si MOS) TFT Top Gate 구조 (Staggered 구조) Staggered 구조 Etch-back 구조 (a-Si TFT) Bottom Gate 구조 (inverted Staggered 구조) Etch-stopper 구조

Planar Structure Staggered Structure p-MOS FET a-Si TFT(Top-Gate)

Structure of Unit Cell in TFT-Array Bottom Gate 축적용량 (Cst) Source Drain 보호막 (SiN) 화소전극 (ITO) (a) Etch-back Bottom Gate TFT n+ a-Si SiN a-Si Etch Stopper(SiN) Source Drain (b) Etch-stopper Bottom Gate TFT n+ a-Si SiN a-Si Gate Top Gate n+ a-Si SiN Source Drain (c) Top Gate TFT 절연막 a-Si 차광막

TFT Channel의 광차단 구조 주변광 Color Filter a-Si Gate 전극 Backlight Black Matrix Color Filter 기판 S/D 전극 Color Filter a-Si TFT-Array 기판 Gate 전극 Backlight

Staggered TFT의 전극간 Overlap W Source Drain Gate 화소전극 (ITO) Data 배선 L DL DL

Self-Align 노광 / 전극 Overlap 최소화 PR(감광막) Gate Etch-Stoper a-Si (1) W Back-side uv-노광 SiN PR(현상후) a-Si Drain Source DL L DL (2) n+ a-Si SiN Etch-Stopper (SiN etch 후) (3) Etch-Stoper Gate a-Si

2 Design of TFT-Array Panel Thin Film Transistor Data Electrode Pixel Electrode and Storage Capacitor Edge of Panel Pixel and Viewing Angle Product Yield of TFT-Array Panel

Ton 밝기변화 RC-delay Design Rule Writing Error 無 Writing Error 有 충전률 100% Low RC-Time 신호배선 설계 Writing Error & Shading Ton RC-Delay 밝기변화 신호방향 Writing Error 無 충전률 100% Writing Error 有 Low 충전률 RC-delay Design Rule * 허용 RC-Delay : 20% of Writing Time AMLCD Gate 배선 Matrix(Cell 수) Writing Time 허용 RC 10.4” VGA 211.2 mm 640 x 3 x 480 32 msec 6.4 msec 12.1” SVGA 246.0 mm 800 x 3 x 600 27 msec 5.4 msec 13.3” XGA 270.3 mm 1024 x 3 x 768 21 msec 4.2 msec 17.0” SXGA 337.9 mm 1280 x 3 x 1024 16 msec 3.2 msec 21.3” UXGA 432.0 mm 1600 x 3 x 1200 13 msec 2.6 msec

Al-Gate 신호배선 설계 Al O Al Mo (Ta, Cr, Mo-W) Al Mo (Ta, Cr, Mo-W) Al 2 3 Aluminum (Al) Gate Bottom Gate(1st Step) Hillock 형성 Poor Chemical Stability ① Al 양극산화 Al Mo (Ta, Cr, Mo-W) ② Al-Clad 구조 Al Mo (Ta, Cr, Mo-W) ③ Double Metal Al ④ Al-Alloy Al-Nd

2 Design of TFT-Array Panel Thin Film Transistor Data Electrode Pixel Electrode and Storage Capacitor Edge of Panel Pixel and Viewing Angle Product Yield of TFT-Array Panel

독립배선 방식 축적용량 설계 Data 배선 Gate 배선 축적용량 전극 (독립배선) 축적용량 화소전극 (ITO) TFT

Cs-On-Gate 방식 축적용량 설계 Data 배선 Gate 배선 축적용량 (Cs) 화소전극 (ITO) TFT

독립배선 Cs 방식의 개구율 증대 TFT Cs 전극 화소전극(ITO) Gate 전극 Backlight 차단 TFT 화소전극 (2nd-ITO) Cs 전극(1st -ITO) (B) Gate 전극 Backlight 투과

독립배선 Cs 방식의 개구율 증대 (A) (B)

2 Design of TFT-Array Panel Thin Film Transistor Data Electrode Pixel Electrode and Storage Capacitor Edge of Panel Pixel and Viewing Angle Product Yield of TFT-Array Panel

Shorting 배선을 이용한 ESD 방지 Glass Cut Glass Cut Bonding PAD Data 신호배선 Gate 신호배선 Shorting

정전기 보호회로를 이용한 ESD 방지 Glass Cut Bonding PAD Glass Cut

ESD 보호회로와 Shorting 배선을 이용한 ESD 방지 Glass Cut Glass Cut Bonding PAD Data 신호배선 Shorting ESD 보호회로 Gate 신호배선 Shorting

2 Design of TFT-Array Panel Thin Film Transistor Data Electrode Pixel Electrode and Storage Capacitor Edge of Panel Pixel and Viewing Angle Product Yield of TFT-Array Panel

Unit Pixel 의 Opaque & Aperture area (2) Gate 신호배선 (4)축적용량 전극 (3)Data 신호배선 (5) BM BM Overlap Aperture (1)TFT CF 기판 화소전극 (ITO) 정렬오차 TFT 기판 Data 신호배선

BM-on-TFT Array 구조를 이용한 개구율 확장 Aperture BM Overlap BM-on-C/F CF 기판 화소전극 정렬오차(~10mm) BM TFT 기판 Data 신호배선 Aperture CF 기판 화소전극 정렬오차(~1mm) BM TFT 기판 Data 신호배선 BM-on-TFT-Array

2 Design of TFT-Array Panel Thin Film Transistor Data Electrode Pixel Electrode and Storage Capacitor Edge of Panel Pixel and Viewing Angle Product Yield of TFT-Array Panel

TFT-LCD와 Si 반도체의 비교 구 분 a-Si TFT-LCD c-Si Semiconductor 기 능 Visual function Memory & arithmetic function 최소 단위 단위화소 크기 Transistor, Capacitor 크기 Design Rule 불변 세대 변화시 마다 계속 축소됨 기술 개발 방향 기판 확대로 생산성 증대 Chip Size 축소로 생산성 증대 TFT-LCD와 Si 반도체의 비교

TFT-Array 의 결함 및 극복 기술 TFT-Array의 결함 Point defect (점결함) Line defect (선결함) 결함의 형태 Pattern 유실 TFT 결함 Pattern간 Short Line Open Line간 Short 결함의 원인 Dual-TFT Dual-Pixel Laser cutting 수리 이중 절연막 이중화 수직적 이중화 수평적 Repair 배선 설치 이중 절연막 극복 기술

TFT-Array의 Defects 점 결함 선 결함 Cs 전극 short Data open Data - ITO short Inter-layer Short TFT short ITO 형성 결함 ITO-ITO short Gate - ITO short TFT 형성 결함 Gate open

TFT-Array 의 Redundancy 설계 Data line Gate line Data line i Gate line i Cs Cs Pattern유실 화소전극 (ITO) 화소전극 (ITO) S-D 전극 short Laser Cutting (c) Dual-Pixel (b) Dual-TFT (a) Dual-TFT Cs 화소전극(ITO) Data line Gate line

TFT-Array의 Redundancy 구조 이중 Gate 절연막(SiNx/SiOx) Double-metal S/D 전극(Al/Cr) Double-metal (Ta/Al) Gate 구조

Gate 신호배선 이중화 설계 Open 결함 (Fault-tolerant) Gate 신호배선(1) Gate 신호배선(2) Inter-layer short 결함 (Laser Cutting 수리 후) Gate 신호배선 Data 신호배선

수평적 이중화 redundancy 설계 Data 배선(1) Data 배선(2) 축적용량 (Cs) 단위 화소 화소전극 (ITO) Gate 배선

Dual-Pixel Design Data Line Cst 화소전극 (Dual Pixel) Gate Line Unit Cell

Dual TFT Design Cst Cst 화소전극 화소전극 2nd TFT Short 불량 Laser Cut

TFT-Array의 Defects 점 결함 선 결함 Cs 전극 short Data open Data - ITO short Inter-layer Short TFT short ITO 형성 결함 ITO-ITO short Gate - ITO short TFT 형성 결함 Gate open

Repair 배선과 Data 신호배선 Redundancy 설계 LDI Laser Welding Data 신호배선 Repair line Display area