STMicroelectronics PARALLEL ARCHITECTURE PROCESSES FOR MEMS, MEMORIES, IMAGE SENSORS AND OTHERS 3D SYSTEMS  Ubaldo Mastromatteo* STMicroelectronics, Via.

Slides:



Advertisements
Similar presentations
Assembly and Packaging TWG
Advertisements

Packaging.
Radical Innovation and Lateral Thinking: the role of silicon technologies BRUNO MURARI MILANO 19/11/09.
© 2008 Silicon Genesis Corporation. All rights reserved. SiGen Equipment & Applications SiGen Equipment & Applications.
Tezzaron Semiconductor And Then a Miracle Occurs…. 5 years and many dollars later…….. What’s so Funny about Science? By Sidney Harris (1977)
ASE Flip-Chip Build-up Substrate Design Rules
MetalMUMPs Process Flow
A MEMS Design Project Debby Chang, Randall Evans, Caleb Knoernschild under Jungsang Kim, Ph.D. December 10, 2005 Duke University.
Bruno Murari STMicroelectronics Universita’ di Pavia 24 Marzo, 2004 Microelettronica e MEMS Oggi.
MonolithIC 3D  Inc. Patents Pending 1 The Monolithic 3D-IC A Disruptor to the Semiconductor Industry.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 CMOS Process Manufacturing Process.
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
RF MEMS devices Prof. Dr. Wajiha Shah. OUTLINE  Use of RF MEMS devices in wireless and satellite communication system. 1. MEMS variable capacitor (tuning.
Chip Carrier Package as an Alternative for Known Good Die
Bulk Micromachining of Silicon for MEMS
Status and outlook of the Medipix3 TSV project
3D chip and sensor Status of the VICTOR chip and associated sensor Bonding and interconnect of chip and sensor Input on sensor design and interconnection.
Technology For Realizing 3D Integration By-Dipyaman Modak.
2015/9/4System Arch 2008 (Fire Tom Wada) 1 SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada.
1/20 Passive components and circuits - CCP Lecture 13.
Dept. of Communications and Tokyo Institute of Technology
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Application of through-silicon-via (TSV) technology to making of high-resolution CMOS image sensors Name: Qian YU Student ID:
How Chips Are Made? May 21 st, Agenda Introduction How Chips are made? How Transistors are made? How Chips are made? Question and Answers.
1 8 MEMS Packaging Ken Gilleo PhD ET-Trends LLC 2 Packaging Classification 1.Package discrete MEMS device (non-WLP) 2.Partial WLP; pre-packaging; e.g.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs RCAT approach 1 MonolithIC 3D Inc., Patents Pending.
1 Moore’s Law – the Z dimension Sergey Savastiouk, Ph.D. April 12, 2001.
UMPC meeting STMicroelectronics Oct 21st Image Sensors with 3D Heterogeneous Integration GIP-CNFM November, 26th 2009 Jean-Luc Jaffard : Deputy.
Fabian Hügging – University of Bonn – February WP3: Post processing and 3D Interconnection M. Barbero, L. Gonella, F. Hügging, H. Krüger and.
Avogadro-Scale Engineering: Form and Function MIT, November 18, Three Dimensional Integrated Circuits C.S. Tan, A. Fan, K.N. Chen, S. Das, N.
Comparison of various TSV technology
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Multilayer thin film technology for the STS electronic high density interconnection E. Atkin Moscow Engineering Physics Institute (State University) –
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Tezzaron Semiconductor 04/27/2015 New Trends in Advanced 3D Vertical Interconnect Technology 1.
Introduction to Prototyping Using PolyMUMPs
Digital Integrated Circuit Design
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
SEMICONDUCTOR TECHNOLOGY -CMOS-
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
MonolithIC 3D Inc., Patents Pending MonolithIC 3D ICs November MonolithIC 3D Inc., Patents Pending.
Digital Integrated Circuits A Design Perspective
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.
1ICC Proprietary MEMS DEVICE WAFER LEVEL PACKAGING TECHNICAL PRESENTATION Customer Device Wafer.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
The medipix3 TSV project
MEMS 2016 Part 2 (Chapters 29 & 30)
Tezzaron Semiconductor 03/18/101 Advances in 3D Bob Patti, CTO
(Chapters 29 & 30; good to refresh 20 & 21, too)
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.
Introduction to microfabrication, chapter 1 Figures from: Franssila: Introduction to Microfabrication unless indicated otherwise.
New Mask and vendor for 3D detectors
10-12 April 2013, INFN-LNF, Frascati, Italy
Manufacturing Process I
SCUBA-2 Detector Technology Development
Digital Integrated Circuits A Design Perspective
SEMICONDUCTOR TECHNOLOGY -CMOS-
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Memscap - A publicly traded MEMS company
Manufacturing Process I
(2) Incorporation of IC Technology Example 18: Integration of Air-Gap-Capacitor Pressure Sensor and Digital readout (I) Structure It consists of a top.
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
David R. Pedersen, Michael H. Guddal University of California, Davis
Manufacturing Process I
Presentation transcript:

STMicroelectronics PARALLEL ARCHITECTURE PROCESSES FOR MEMS, MEMORIES, IMAGE SENSORS AND OTHERS 3D SYSTEMS  Ubaldo Mastromatteo* STMicroelectronics, Via Tolomeo 1, Cornaredo (MI)  VIPS Workshop – Pavia 22 April 2010

Outline Integrating functions in a module IP’s Through silicon interconnections Applications examples VIPS Workshop – Pavia 22 April 2010

Electronic System Partitioning Bipolar, BCD, CMOS, BiCMOS, VIP Power Management Information Processing (Superintegration) Multifunction Peripheral (System Oriented Tech.) Data Acquisition and Conversion Bipolar, CMOS, RF-BiCMOS, µ-Machinery Central Processing (µP, DSP) Digital CMOS Power Actuators Bipolar, BCD, CMOS, HVCMOS, VIP, µ-Machinery, Memories CMOS, Flash, DRAM, µ-Machinery Mains, Batteries, Alternators, Solar Cells Sensors Antennas Keyboards Line Interfaces Switches Lamps Motors Displays Solenoids Loudspeakers CRTs Inkjets VIPS Workshop – Pavia 22 April 2010

MEMS/PDI PA Module VIPS Workshop – Pavia 22 April 2010

Flip Module Sensor VIPS Workshop – Pavia 22 April 2010

Wafer to Wafer Bonding VIPS Workshop – Pavia 22 April 2010

Vertical Integration VIPS Workshop – Pavia 22 April 2010

IP Award Dear Ubaldo, Congratulations! Your U.S. Patent No. 7,227,213, titled "Process for Manufacturing a Through Insulated Interconnection in a Body of Semiconductor Material" has been selected to receive this year's Exceptional Patent Award - Category B. As you know, innovation is crucial for the wellbeing of the Company and all of its stakeholders, and you can be very proud of your contribution. Every year, a number of external legal and technical experts attend our Intellectual Property and Licensing Group's Annual Worldwide Patent Committee Meeting to review all of the Company's US patents granted the preceding year. The experts evaluate the technical and legal strengths of the patents and vote on the best patents. Your patent is among the select few patents chosen by our experts to receive this year's awards. …………………………….. Again, my congratulations and sincere appreciation for your hard work. Your contribution will help ST in our patent and technology licensing efforts to maintain our competitive edge in the marketplace. Best regards, Lisa K. Jorgenson Group Vice President Intellectual Property & Licensing (sent ) VIPS Workshop – Pavia 22 April 2010

Complete ARS Chip Stator Wafer Emitter Wafer Media R/W electronics Emitter electronics UHV seal thru-wafer vias Rotor Wafer VIPS Workshop – Pavia 22 April 2010

FEEDTHROUGH ETCH Rotor process VIPS Workshop – Pavia 22 April 2010

FEEDTHROUGH ISOLATION Rotor process VIPS Workshop – Pavia 22 April 2010

BACKSIDE BONDING ALIGNMENT MARKS Rotor process VIPS Workshop – Pavia 22 April 2010

OXIDE ON EPIPOLY ETCH Rotor process VIPS Workshop – Pavia 22 April 2010

ROTOR WAFER THINNING ROTOR WAFER THINNING Rotor + Stator process VIPS Workshop – Pavia 22 April 2010

High Voltage Feedthroughs High Voltage Feedthrough Bottom Wafer Top Wafer BottomWafer TopWafer 100µm High Voltage Pads Oxide Filled Trench Wafers Gap = 2µm VIPS Workshop – Pavia 22 April 2010

Types of vias interconnections VIPS Workshop – Pavia 22 April 2010

Optical sensors cameras evolution VIPS Workshop – Pavia 22 April 2010

Wafer Level Package VIPS Workshop – Pavia 22 April 2010

1) Conductive through vias VIPS Workshop – Pavia 22 April 2010

2) On silicon camera process Connected to I/Os VIPS Workshop – Pavia 22 April 2010

3) Glass sealing VIPS Workshop – Pavia 22 April 2010

4) Wafer Backgrinding / Polishing VIPS Workshop – Pavia 22 April 2010

5) Back metal contacts VIPS Workshop – Pavia 22 April 2010

6) IR Coating VIPS Workshop – Pavia 22 April 2010

7) Singulation VIPS Workshop – Pavia 22 April 2010

WAFER LEVEL CAMERA - ST Process - MINIMUM SIZE - SEALING IN CLASS VERY ACCURATE DIMENSIONS VIPS Workshop – Pavia 22 April 2010

Glue (dry film) Onto Silicon Glass (with IR) VIPS Workshop – Pavia 22 April 2010

GLASS ATTACHMENT Glass Silicon wafer holes VIPS Workshop – Pavia 22 April 2010

BOTTOM VIEW BALL ATTACHMENT ON WAFER VIPS Workshop – Pavia 22 April 2010

TOP VIEW BOTTOM VIEW AFTER SINGULATION VIPS Workshop – Pavia 22 April 2010

Wafer Scale Module with Lens Solder balls Silicon Top glass IR Extra Glass Diaphragm Hemispherical lens Wafer Level Package VIPS Workshop – Pavia 22 April 2010

Microactuator 3D view Cap: H293 mask 150 (Ring) Microactuator body: H293 mask 930 (MotorTrench) Basement pillars: H294 mask 930 (Trench) Interconnections: H294 mask 500 (Poly Runner) Gold metal for head: H293 mask 960 (RW Anch) Head Substrate Through vias VIPS Workshop – Pavia 22 April 2010

Microactuator 3D exploded view Cap: H293 mask 150 (Ring) Microactuator body: H293 mask 930 (MotorTrench) Interconnection pillars: H294 mask 930 (Trench) Anchor Cap/micoractuator: H293 mask 700 (RotorAnch) Interconnections: H294 mask 500 (Poly Runner) Anchor Microactuator/basement: H294 mask 920 (Cr/Pd) Gold metal for head: H293 mask 960 (RW Anch) VIPS Workshop – Pavia 22 April 2010

H293+H294 - Step #12 – Cap release 2 nd sacrificial oxide etch Vias perno H293 H294 Metallic flexure StatorRotor Mobile cap Align marks DeviceWafer Edge VIPS Workshop – Pavia 22 April 2010

Intelligent Interconnections VIPS Workshop – Pavia 22 April 2010

Stacking memories VIPS Workshop – Pavia 22 April 2010

Thank you for the attention VIPS Workshop – Pavia 22 April 2010