GET is a relatively unique project in data capture for Nucl. Phys. because:- – G : for Generic – Multi national lab collaboration – Multi project application:-

Slides:



Advertisements
Similar presentations
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Advertisements

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
EXL/R3B Calorimeters- Readout from ASIC to DAQ Ian Lazarus STFC Daresbury Laboratory.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
ACTAR Nov 05 Lolly Pollacco CEA Saclay Front End Electronics for ACTAR.
ACTAR WORKSHOP BORDEAUX
Coupling an array of Neutron detectors with AGATA The phases of AGATA The AGATA GTS and data acquisition.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
General Electronics for Time projection chambers GET a Multi-Project for IRFU/SPhN, GANIL, GSI, Compostela, CENBG, NSCL/MSU, Darsebury, York General Electronics.
Alfons Weber Towards Electronics for a Long Baseline Neutrino Detector Alfons Weber STFC & University of Oxford ν.
Trigger-less and reconfigurable data acquisition system for J-PET
Systems for Nuclear Physics Today 1.Number of Channels Approx. 1,000 2.Short & Reconfigurable Experimental Setups with variety of Detector Types 3.Human.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
experimental platform
Synergy Program for Front-End, Electronics, Data Acquisition & Control JRA 30 Emanuel Pollacco CEA Saclay SGFDC for Nuclear Physics KVI, STFC Daresbury,
Napoli October 2007 WG3 - Pierre Edelbruck FAZIA WG3 – Front End Electronics.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
Understanding Data Acquisition System for N- XYTER.
ALICE Rad.Tolerant Electronics, 30 Aug 2004Børge Svane Nielsen, NBI1 FMD – Forward Multiplicity Detector ALICE Meeting on Rad. Tolerant Electronics CERN,
S.Vereschagin, Yu.Zanevsky, F.Levchanovskiy S.Chernenko, G.Cheremukhina, S.Zaporozhets, A.Averyanov R&D FOR TPC MPD/NICA READOUT ELECTRONICS Varna, 2013.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
The ALICE Forward Multiplicity Detector Kristján Gulbrandsen Niels Bohr Institute for the ALICE Collaboration.
Parallel Data Acquisition Systems for a Compton Camera
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
COMPET Electronics and Readout
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
TPC electronics Status, Plans, Needs Marcus Larwill April
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
BPM stripline acquisition in CLEX Sébastien Vilalte.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
CLAS12 Central Detector Meeting, Saclay, 3 Dec MVT Read-Out Architecture & MVT / SVT Integration Issues Irakli MANDJAVIDZE.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Update on works with SiPMs at Pisa Matteo Morrocchi.
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
The Slow Control System of the HADES RPC Wall Alejandro Gil on behalf of the HADES RPC group IFIC (Centro Mixto UV-CSIC) Valencia, 46071, Spain IEEE-RT2009.
Readout Electronics for high-count-rate high-resolution
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
ASAD Workshop Saclay (CEA Irfu) November 25, AGET circuit: Application Information actar.
Status of hardware activity in CNS Taku Gunji Center for Nuclear Study University of Tokyo 1.
IRFU The ANTARES Data Acquisition System S. Anvar, F. Druillole, H. Le Provost, F. Louis, B. Vallage (CEA) ACTAR Workshop, 2008 June 10.
SKIROC status Calice meeting – Kobe – 10/05/2007.
Digital Acquisition: State of the Art and future prospects
Objective of the Meeting
FEE for TPC MPD__NICA JINR
Front-end and VME / VXI readout electronics for ASICs
Mini-Summary of the CAEN 10-12th March Meeting
VLVNT08 Toulone April 2008 Low Power Multi-Dynamics Front-End Architecture for the OM of a Neutrino Underwater Telescope Domenico Lo Presti Istituto Nazionale.
Large Area Endplate Prototype for the LC TPC
CoBo - Different Boundaries & Different Options of
Synergy Program for Front-End, Electronics, Data Acquisition & Control
Active Target for the low-energy short-lived radioactive beams
Example of DAQ Trigger issues for the SoLID experiment
BESIII EMC electronics
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
LHCb Trigger, Online and related Electronics
The CMS Tracking Readout and Front End Driver Testing
PID meeting Mechanical implementation Electronics architecture
Coordination meeting Sept 24, 2009.
Presentation transcript:

GET is a relatively unique project in data capture for Nucl. Phys. because:- – G : for Generic – Multi national lab collaboration – Multi project application:- ACTAR, AT-TPC, 2p-TPC, [SAMURAÏ-TPC], R3B-TPC GASPARD(Si), [S3(Si)]  To inform you of what is the GET project.  What are the different tasks?  What are the schedules ? Not a question of ‘selling’ the project but a question of your active participation as one of major Nucl. Phys. Lab. Internationally. GET is a relatively unique project in data capture for Nucl. Phys. because:- – G : for Generic – Multi national lab collaboration – Multi project application:- ACTAR, AT-TPC, 2p-TPC, [SAMURAÏ-TPC], R3B-TPC GASPARD(Si), [S3(Si)]  To inform you of what is the GET project.  What are the different tasks?  What are the schedules ? Not a question of ‘selling’ the project but a question of your active participation as one of major Nucl. Phys. Lab. Internationally.

Multi-Lab Participation 10 men.years 2p-TPC 4 men.years AT-TPC 9 men.years S3 & R3B-TPC ACTAR 8 men.years S3 & ACTAR

An experiment for FEE & DAC Generic (Gas, Solid State, Scintillators …) Scalable (100 – 30,000 channels) Portable/Integrable ( GANIL, RIKEN, NSCL, GSI …) User Oriented Design Reliable/Future Proofing Archecture & Component Choices & Policy Numeric (Early)  Energy/Time/Shape Dynamic range Fast Data Reduction & Collection Adaptive Live Control, Optimisation & Stabilisation. Modular (Electromechanical constrains) Generic (Gas, Solid State, Scintillators …) Scalable (100 – 30,000 channels) Portable/Integrable ( GANIL, RIKEN, NSCL, GSI …) User Oriented Design Reliable/Future Proofing Archecture & Component Choices & Policy Numeric (Early)  Energy/Time/Shape Dynamic range Fast Data Reduction & Collection Adaptive Live Control, Optimisation & Stabilisation. Modular (Electromechanical constrains)

Electo-mechanical Int & Cabeling (ZAP)IRFU + * Hardware – AsAd – ASIC + on Front-end BoardCENBG – CoBo – Concentration Board & CabelingNSCL – MUTANT & BEM & µTCA – Trigger & Time StampingGANIL Firmware & Software – Data stamping & reduction on CoBo NSCL, IRFU – Slow Control on CoBoIRFU – Data Acquisition System  PC farmGANIL – Data FormatingIRFU,GANIL, MSU – Electronics Simulation IRFU CalibrationIRFU + * System Security - Cooling & Power & Gas controlCENBG System control at a Distance* DocumentationIRFU+* Managment* Electo-mechanical Int & Cabeling (ZAP)IRFU + * Hardware – AsAd – ASIC + on Front-end BoardCENBG – CoBo – Concentration Board & CabelingNSCL – MUTANT & BEM & µTCA – Trigger & Time StampingGANIL Firmware & Software – Data stamping & reduction on CoBo NSCL, IRFU – Slow Control on CoBoIRFU – Data Acquisition System  PC farmGANIL – Data FormatingIRFU,GANIL, MSU – Electronics Simulation IRFU CalibrationIRFU + * System Security - Cooling & Power & Gas controlCENBG System control at a Distance* DocumentationIRFU+* Managment* Electronics /DAC Detector Electronics

Electro-mechanical constrains Solid State devices (DSSSD, Planar Ge) – Medium-to-Large number of channels (500-10,000) – Vacuum  Air interfaces – Very-FEE or FEE in Vacuum – Self-contained detector+FEE(ADC+FPGA) GAS devices – Micro-pattern gas detectors – Very large number of channels (10,000-…) – Gas  Air interfaces Scintillators – Photodiodes (avalance, …) – PMTs Solid State devices (DSSSD, Planar Ge) – Medium-to-Large number of channels (500-10,000) – Vacuum  Air interfaces – Very-FEE or FEE in Vacuum – Self-contained detector+FEE(ADC+FPGA) GAS devices – Micro-pattern gas detectors – Very large number of channels (10,000-…) – Gas  Air interfaces Scintillators – Photodiodes (avalance, …) – PMTs Major consideraton in a design of an instrument Electronics Detector Electronics

32 modules equipped with 3 layers of silicon and electronics 1 module - 20/10/09 Beam and target

SAMURAÏ TPC DAC Maximising the magnetic volume Phys:- EoS, GMR, …

Generic (Gas, Solid State, Scintillators …) xxxxo Scalable (100 – 30,000 channels) xxxxo Portable/Integrable ( GANIL, RIKEN, NSCL, GSI …) xxxxo User Oriented Design Reliable/Future Proofing (under study)xxxoo Archecture & Component Choices & Policy Numeric (Early)  Energy/Time/Shape xxxxo Dynamic range xxxxo Fast Data Reduction & Collection xxxxo Adaptive Live Control, Optimisation & Stabilisation. Modular (Electromechanical constrains) xxxoo Generic (Gas, Solid State, Scintillators …) xxxxo Scalable (100 – 30,000 channels) xxxxo Portable/Integrable ( GANIL, RIKEN, NSCL, GSI …) xxxxo User Oriented Design Reliable/Future Proofing (under study)xxxoo Archecture & Component Choices & Policy Numeric (Early)  Energy/Time/Shape xxxxo Dynamic range xxxxo Fast Data Reduction & Collection xxxxo Adaptive Live Control, Optimisation & Stabilisation. Modular (Electromechanical constrains) xxxoo

Emanuel POLLACCO IRFU RNB8 May 2009 ADC Pipe-Line FPGA Memory DET Filter DISC Hit Patter Multiplicity DET Filter DISC DET Filter DISC DET Filter DISC DET Filter DISC DET Filter DISC Analog Memory Soln Trigger Generic Aspects for Nucl. Phys. Internal & External PAC & Slow Control Variable Sampling (1  100MHz) Calibration facility & Low Power Good Resol n & Dynamic Range Gain & Discriminator/ch Numeric Trigger Modes Channels/Asic = 64  ASIC for GET Based on the T2K Program agetaget AGET

Emanuel POLLACCO IRFU RNB8 May 2009 ADC Pipe-Line ADC Pipe-Line FPGA Memory DET Filter DISC Hit Patter Multiplicity DET Filter DISC DET Filter DISC DET Filter DISC DET Filter DISC DET Filter DISC Analog Memory Soln Trigger Generic Aspects for Nucl. Phys. Internal & External PAC & Slow Control Variable Sampling (1  100MHz) Calibration facility & Low Power Good Resol n & Dynamic Range Gain & Discriminator/ch Numeric Trigger Modes Channels/Asic = 64  ASIC for GET Based on the T2K Program agetaget AGET Filter Ext PAC

Emanuel POLLACCO IRFU RNB8 May GeV/c p-Pb (# 20K events) FE electronics validated on 1728 channels ) HARP test set-up at CERN (oct 07 ) SEDI/IRFU

Emanuel POLLACCO IRFU RNB8 May Pads FPGA Trigger Selective/ Calculated -Read out CoBo Switch Time-Stamp Zero Suppress Base-Line Ordering Data Filtering  LVDS PA ZAP-  PA ZAP-  ZAP  ZAP-  4 X 25Mhz -FADC – 12bits AsAd PA-72 AGET MUTANT BEM BUTIS  FPGA Temp I/V Temp I/V Temp I/V FPGA Mem FPGA Mem Temp I/V Time Slice PC Farm Concentration Board Pulser TRIGGER Numeric (LE Disc) Level 0 - External Level 1-Pad hits Multiplicity Level 2 – Event Topology Calculated read pattern Sparse Channel Read Selective Read of Capa Array TRIGGER Numeric (LE Disc) Level 0 - External Level 1-Pad hits Multiplicity Level 2 – Event Topology Calculated read pattern Sparse Channel Read Selective Read of Capa Array

Emanuel POLLACCO IRFU RNB8 May Gb/s

This module could be in the acquisition room near the pc and the scope or inside the external trigger system (with GMT, CENTRUM, BUTIS… 37 Aget ADC Aget ADC slot µTCA Crate 2 PM, 1 MCH, 10 CoBo AMC + 1 MUTANT AMC Up to channels = 160 ASICS on 40 ASAD boards (4 asics/ASAD) GbE network Multiple fibbers in the same link LVDS readout 150Mbit/s (ADC 12bits-25MHz) + slow control and monitoring bus over 2 meters TI ADS6422 ASAD BEMBEM MUTANT for -MUltiplicity -Trigger(s) -ANd -Time ASAD Counting Rate Up to 1 KHz PMPM PMPM MCHMCH FRU Power supply PC farm 10 GbE MCH uplink GbE dual star carrier support

Global architecture for the full version (3 crates) Up to channels with 480 AGET (asics) on 120 ASAD boards Ethernet Network Master MUTANT Slave MUTANT Slave MUTANT Front End Back End BEMBEM 10 GbE MCH uplink PC farm Inter-MUTANT Fast I/O link Inter-MUTANT Fast I/O link

Use of GET GASPARD – external pac(IPNO) S3 - Beam Tracking S3 - Si (DSSSD) – external pac 2p-TPC, ACTAR, AT-TPC SAMURAI-TPC

PAC: Ortec Standard vs ASIC ATHED – Noise with 60pF & i= namps 30keV FWHM on 50MeV Threshold: Max Energy  1:850 GET – Noise with 50pF 87,500e FWHM on 62.5 e 6 Threshold: Max Energy  1:550 Sampling contribution  1:1500 (23keV in 50MeV) Ortec 142A PAC – Noise with 50pF 4keV FWHM on 200MeV Threshold:Max Energy  1:25000 (X30 better then ATHED)

Summary for GET - Hard Generic – External/Internal PA – Adjustable Shaping Times & Gain, Sampling – Dynamic Range - 1:550 – Scalable: 32 ch to 32,000 ch – Disc/Numeric trigger – FPGA based  soft reconfugerable Reasonable Through-Put – 1KHz large events (50% occupancy) 4Gb/s instant Portable System – BUTIS, CENTRUM … coupling with Spectrometer, Si … Nuclear Physics Oriented  High turn around time: Set-up  Data Taking  Analysis  Set-up  …  Slow Control Data Base, Calibration Policies, Data Filtering  FEE & Backend – archecture - applicable to multi-use