Stick Diagrams Stick Diagrams electronics.

Slides:

Advertisements

Similar presentations

Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.

Advertisements

COMBINATIONAL LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

Static CMOS Circuits.

CMOS Layers n-well process p-well process Twin-tub process ravikishore.

HDL Programming Fundamentals

CSET 4650 Field Programmable Logic Devices

COMP541 Transistors and all that… a brief overview

Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.

VLSI Design Circuits & Layout

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules EE213 VLSI Design.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 4 - Layout &

Introduction to CMOS VLSI Design Lecture 0: Introduction

Computer Engineering 222. VLSI Digital System Design Introduction.

CMOS VLSI Design MOSIS Layout Rules. CMOS VLSI DesignSlide 2.

Prelab: MOS gates and layout

Combinational MOS Logic Circuit

Salman Zaffar IqraUniversity, Spring 2012

VLSI Design Circuits & Layout

Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.

Introduction to CMOS VLSI Design Circuits & Layout

Introduction Integrated circuits: many transistors on one chip.

Module-3 (MOS designs,Stick Diagrams,Designrules)

２． Transistors and Layout Fabrication techniques Transistors and wires Design rule for layout Basic concepts and tools for Layout.

Design Rules EE213 VLSI Design.

VLSI, Lecture 1 A review of microelectronics and an introduction to MOS technology Department of Computer Engineering, Prince of Songkla.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Design rules and fabrication. n SCMOS scalable design rules. n Stick.

Topics SCMOS scalable design rules. Reliability. Stick diagrams. 1.

1 Euler Graph Using Euler graph to draw layout. 2 Graph Representation Graph consists of vertices and edges. Circuit node = vertex. Transistor = edge.

Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 5, 2011 Layout and.

Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.

Modern VLSI Design 3e: Chapter 2Partly from 2002 Prentice Hall PTR week4-1 Lecture 10 Wire and Via Jan. 27, 2003.

VLSI Design Lecture 4-b: Layout Extraction Mohammad Arjomand CE Department Sharif Univ. of Tech.

Introduction EE1411 Design Rules. EE1412 3D Perspective Polysilicon Aluminum.

STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.

Advanced VLSI Design Unit 04: Combinational and Sequential Circuits.

EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.

CMOS Fabrication nMOS pMOS.

 Seattle Pacific University EE Logic System DesignNMOS-CMOS-1 Voltage-controlled Switches In order to build circuits that implement logic, we need.

STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.

Purpose of design rules:

1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]

1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.

Norhayati Soin 05 KEEE 4425 WEEK 7/1 23/8/2005 LECTURE 9: KEEE 4425 WEEK 7 CMOS LAYOUT AND STICK DIAGRAM (Cont’d)

CMOS VLSI Fabrication.

Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.

STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.

CMOS Logic Gates. NMOS transistor acts as a switch 2 When gate voltage is 0 V No channel is formed current does not flow easily “open switch” When gate.

Introduction to CMOS Transistor and Transistor Fundamental

UNIT II CIRCUIT DESIGN PROCESSES

Cell Design Standard Cells Datapath Cells General purpose logic

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

CHAPTER 4: MOS AND CMOS IC DESIGN

Topics Design rules and fabrication SCMOS scalable design rules

Layout of CMOS Circuits

Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56

STICK Diagrams UNIT III : VLSI CIRCUIT DESIGN PROCESSES VLSI DESIGN

EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules EE213 VLSI Design.

Chapter 10: IC Technology

Layout of CMOS VLSI Circuits

Layout of CMOS VLSI Circuits

VLSI Lay-out Design.

VLSI Design CMOS Layout

UNIT-II Stick Diagrams

Chapter 10: IC Technology

ECE 424 – Introduction to VLSI Design

CMOS Layers n-well process p-well process Twin-tub process.

Chapter 10: IC Technology

Chapter 6 (I) CMOS Layout of Complexe Gate

Presentation transcript:

Stick Diagrams Stick Diagrams electronics

Stick Diagrams Objectives: Outcome: To know what is meant by stick diagram. To understand the capabilities and limitations of stick diagram. To learn how to draw stick diagrams for a given MOS circuit. Outcome: At the end of this module the students will be able draw the stick diagram for simple MOS circuits. electronics

Stick Diagrams Stick Diagrams N+ N+ electronics

Stick Diagrams Stick Diagrams VDD VDD X Stick Diagram Gnd Gnd electronics

Stick Diagrams Stick Diagrams Gnd VDD X VDD Gnd electronics

Stick Diagrams Stick Diagrams VLSI design aims to translate circuit concepts onto silicon. stick diagrams are a means of capturing topography and layer information using simple diagrams. Stick diagrams convey layer information through colour codes (or monochrome encoding). Acts as an interface between symbolic circuit and the actual layout. electronics

Stick Diagrams Does show all components/vias. It shows relative placement of components. Goes one step closer to the layout Helps plan the layout and routing A stick diagram is a cartoon of a layout. electronics

Stick Diagrams Does not show Exact placement of components Transistor sizes Wire lengths, wire widths, tub boundaries. Any other low level details such as parasitics.. electronics

Stick Diagrams – Notations Metal 1 Can also draw in shades of gray/line style. poly ndiff pdiff Similarly for contacts, via, tub etc.. electronics

Stick Diagrams – Some rules When two or more ‘sticks’ of the same type cross or touch each other that represents electrical contact. electronics

Stick Diagrams – Some rules When two or more ‘sticks’ of different type cross or touch each other there is no electrical contact. (If electrical contact is needed we have to show the connection explicitly). electronics

Stick Diagrams – Some rules When a poly crosses diffusion it represents a transistor. Note: If a contact is shown then it is not a transistor. electronics

Stick Diagrams – Some rules In CMOS a demarcation line is drawn to avoid touching of p-diff with n-diff. All pMOS must lie on one side of the line and all nMOS will have to be on the other side. electronics

How to draw Stick Diagrams electronics

Stick Diagrams electronics

Stick Diagrams Power A Out C B Ground electronics

Stick Diagrams Summary: What is stick diagram? Why stick diagram? Conventions and rules related to stick diagram. Drawing stick diagrams. electronics

Stick Diagrams Stick Diagrams One minute paper. electronics

Stick Diagrams Home work: Draw the stick diagram for two input CMOS NAND gate. Draw the stick diagram for two input NAND gate using NMOS Logic. Draw the stick diagram for 2:1 MUX using a) Pass transistors b) Transmission gates. Drawing stick diagram is truly Fun!!. Enjoy it. electronics