The Early Days of Automatic Floorplan Design

Slides:



Advertisements
Similar presentations
Analysis of Floorplanning Algorithm in EDA Tools
Advertisements

Porosity Aware Buffered Steiner Tree Construction C. Alpert G. Gandham S. Quay IBM Corp M. Hrkic Univ Illinois Chicago J. Hu Texas A&M Univ.
Optimal Bus Sequencing for Escape Routing in Dense PCBs H.Kong, T.Yan, M.D.F.Wong and M.M.Ozdal Department of ECE, University of Illinois at U-C ICCAD.
THERMAL-AWARE BUS-DRIVEN FLOORPLANNING PO-HSUN WU & TSUNG-YI HO Department of Computer Science and Information Engineering, National Cheng Kung University.
13-Optimization Assoc.Prof.Dr. Ahmet Zafer Şenalp Mechanical Engineering Department Gebze Technical.
An Effective Floorplanning Algorithm in Mixed Mode Placement Integrated with Rectilinear- Shaped Optimization for Soft Blocks Changqi Yang, Xianlong Hong,
Linear Constraint Graph for Floorplan Optimization with Soft Blocks Jia Wang Electrical and Computer Engineering Illinois Institute of Technology Chicago,
A Novel Cell Placement Algorithm For Flexible TFT Circuit With Mechanical Strain And Temperature Consideration Jiun-Li Lin, Po-Hsun Wu, and Tsung-Yi Ho.
X-Architecture Placement Based on Effective Wire Models Tung-Chieh Chen, Yi-Lin Chuang, and Yao-Wen Chang Graduate Institute of Electronics Engineering.
Consistent Placement of Macro-Blocks Using Floorplanning and Standard-Cell Placement Saurabh Adya Igor Markov (University of Michigan)
Early Days of Circuit Placement Martin D. F. Wong Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign.
Interconnect Estimation without Packing via ACG Floorplans Jia Wang and Hai Zhou Electrical & Computer Engineering Northwestern University U.S.A.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
Floorplanning Professor Lei He
Andrew Kahng – October Layout Planning of Mixed- Signal Integrated Circuits Chung-Kuan Cheng / Andrew B. Kahng UC San Diego CSE Department.
Interconnect Optimizations
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
Analytical Thermal Placement for VLSI Lifetime Improvement and Minimum Performance Variation Andrew B. Kahng †, Sung-Mo Kang ‡, Wei Li ‡, Bao Liu † † UC.
1 University of Denver Department of Mathematics Department of Computer Science.
1 CSC 6001 VLSI CAD (Physical Design) January
CSE 242A Integrated Circuit Layout Automation Lecture: Floorplanning Winter 2009 Chung-Kuan Cheng.
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
Floorplanning. Obtained by subdividing a given rectangle into smaller rectangles. Each smaller rectangle corresponds to a module.
Chip Planning 1. Introduction Chip Planning:  Deals with large modules with −known areas −fixed/changeable shapes −(possibly fixed locations for some.
1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.
8/15/ VLSI Physical Design Automation Prof. David Pan Office: ACES Lecture 8. Floorplanning (2)
VLSI Physical Design: From Graph Partitioning to Timing Closure Paper Presentation © KLMH Lienig 1 EECS 527 Paper Presentation Accurate Estimation of Global.
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Physical Planning for the Architectural Exploration of Large-Scale Chip Multiprocessors Javier de San Pedro, Nikita Nikitin, Jordi Cortadella and Jordi.
Power Reduction for FPGA using Multiple Vdd/Vth
Are Floorplan Representations Important in Digital Design? H. H. Chan, S. N. Adya, I. L. Markov The University of Michigan.
Lecture 12 Review and Sample Exam Questions Professor Lei He EE 201A, Spring 2004
CAD for Physical Design of VLSI Circuits
1 Modern Floorplanning Based on Fast Simulated Annealing Tung-Chieh Chen* and Yao-Wen Chang* # Graduate Institute of Electronics Engineering* Department.
10/7/ VLSI Physical Design Automation Prof. David Pan Office: ACES Lecture 6. Floorplanning (1)
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
Modern Floor-planning Based on B ∗ -Tree and Fast Simulated Annealing Paper by Chen T. C. and Cheng Y. W (2006) Presented by Gal Itzhak
Bus-Driven Floorplanning Hua Xiang*, Xiaoping Tang +, Martin D. F. Wong* * Univ. Of Illinois at Urbana-Champaign + Cadence Design Systems Inc.
Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
AUTOMATIC BUS PLANNER FOR DENSE PCBS Hui Kong, Tan Yan and Martin D.F. Wong Department of Electrical and Computer Engineering, University of Illinois at.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
Deferred Decision Making Enabled Fixed- Outline Floorplanner Jackey Z. Yan and Chris Chu DAC 2008.
Design of a High-Throughput Low-Power IS95 Viterbi Decoder Xun Liu Marios C. Papaefthymiou Advanced Computer Architecture Laboratory Electrical Engineering.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
A Stable Fixed-outline Floorplanning Method Song Chen and Takeshi Yoshimura Graduate School of IPS, Waseda University March, 2007.
Chris Chu Iowa State University Yiu-Chung Wong Rio Design Automation
1 Synthesizing Datapath Circuits for FPGAs With Emphasis on Area Minimization Andy Ye, David Lewis, Jonathan Rose Department of Electrical and Computer.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
1 L25 : Crosstalk-Concerned Physical Design (2) Jun Dong Cho Sungkyunkwan Univ. Dept. ECE Homepage :
1 NTUplace: A Partitioning Based Placement Algorithm for Large-Scale Designs Tung-Chieh Chen 1, Tien-Chang Hsu 1, Zhe-Wei Jiang 1, and Yao-Wen Chang 1,2.
ISPD 2001, Sonoma County, April 3rd, Consistent Floorplanning with Super Hierarchical Constraints Yukiko KUBO, Shigetoshi NAKATAKE, and Yoji KAJITANI.
1 Twin Binary Sequences: A Non-Redundant Representation for General Non-Slicing Floorplan Evan Young Department of Computer Science and Engineering The.
1ISPD'03 Process Variation Aware Clock Tree Routing Bing Lu Cadence Jiang Hu Texas A&M Univ Gary Ellis IBM Corp Haihua Su IBM Corp.
VLSI Floorplanning and Planar Graphs prepared and Instructed by Shmuel Wimer Eng. Faculty, Bar-Ilan University July 2015VLSI Floor Planning and Planar.
International Symposium on Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Routability Driven White Space Allocation for Fixed-Die Standard-Cell.
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design Jingyu Xu, Xianlong Hong, Tong Jing, Yici.
An O(bn 2 ) Time Algorithm for Optimal Buffer Insertion with b Buffer Types Authors: Zhuo Li and Weiping Shi Presenter: Sunil Khatri Department of Electrical.
مرتضي صاحب الزماني 1 Hierarchical Tree Based Methods A floorplan is said to be hierarchical of order k if it can be obtained by recursively partitioning.
1 Architecture of Datapath- oriented Coarse-grain Logic and Routing for FPGAs Andy Ye, Jonathan Rose, David Lewis Department of Electrical and Computer.
Partial Reconfigurable Designs
Department of Computer Science and Engineering
Cristian Ferent and Alex Doboli
VLSI Physical Design Automation
Local Feature Extraction Using Scale-Space Decomposition
Sheqin Dong, Song Chen, Xianlong Hong EDA Lab., Tsinghua Univ. Beijing
Scale-Space Representation for Matching of 3D Models
Scale-Space Representation for Matching of 3D Models
Floorplanning (Adapted from Prof. E. Young’s and Prof. Y
Presentation transcript:

The Early Days of Automatic Floorplan Design Martin D.F. Wong Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign ISPD 2016

Floorplan Design Pack modules on a rectangular chip to optimize total area and interconnect cost. Module: – Hard modules – Soft modules C B A D Connectivity: A B C D 2 1 10 5

Early 1980s Min-Cut Placement Rectangular Dual Slicing Structure U. Lauther, “A min-cut placement algorithm for general cell assemblies based on a graph representation”, DAC 1979. Rectangular Dual W. Heller, G. Sorkin, K. Maling, “The planar package planner for system designers”, DAC 1982. Slicing Structure R. Otten, “Automatic Floorplan Design”, DAC 1982. R. Otten, “Efficient Floorplan Optimization”, ICCD 1983. L. van Ginneken and R. Otten, “Optimal slicing of plane point placement”, Euro-DAC 1990. Simulated Annealing S. Kirpatrick, C. Gellat, M. Vechhi, “Optimization by Simulated Annealing”, Science 1983. R. Otten and L. van Ginneken, “Floorplan Design using Annealing”, ICCAD 1984 C. Sechen and A. Sangiovanni-Vicentelli, “The Timberwolf Placement and Routing Package”, IEEE Journal on Solid State Circuits, April 1985. D. F. Wong and C. L. Liu, “A new algorithm for floorplan design”, DAC 1986.

Min-Cut Placement (Lauther 79) Polar graph placement data structure Series-parallel graphs Placement optimization Minimize Minimize

Polar Graphs Series-parallel graphs for min-cut placement. v1 v2 v3 v4 6 2 5 4 3 7 1 2 5 7 4 3 6 v1 v2 v4 v3 v5 h1 h2 h3 h4 h5 h1 h2 h3 h4 h5 1 2 3 4 5 6 7

Rectangular Dual Heller, Sorkin, Maling 1982 1 2 5 4 3 Rectangular floorplan Rectangular Dual Graph (RDG) 3 4 5 1 2 1 2 5 4 3

Rectangular Dual 1 2 5 4 3 RDG represents module adjacencies b a No floorplan exists 1 2 5 4 3 Rectangular floorplan Rectangular Dual Graph (RDG) 3 4 5 1 2 3 4 5 1 2 triangles RDG represents module adjacencies Assume no cross junction, a RDG is a planar triangulated graph No complex triangle

Slicing Structure R. Otten, “Automatic Floorplan Design”, DAC 1982 3 2 4 5 V H 6 7 6 7 1 5 2 3 4 Slicing Floorplan Slicing Tree

Otten’s Approach (1982 DAC) Convert net weights into “distances” (Dutch metric) Analytically place n points in a suitable high dimensional space to exactly match these “distances”. Project all points onto a 2-dimensional space with guaranteed minimum error. Recursively slice the 2D points into two parts to derive a slicing structure consistent with the ordering of the points. How to slice? Determine shrink factor for each slice line. Determine deformation factor for each slice line. Pick the slice line with largest shrink factor s.t. deformation is within a given value.

d(i,j) d(i,j) = 1- cij Point Placement Dutch Metric Deformation Factor 2 d(i,j) = 1- cij Deformation Factor

Shrinking Factor

Optimal Slicing of Plane Point Placement L. van Ginneken and R. Otten, Euro-DAC 1990 Dynamic Programming Find shape curve for this rectangle over all possible slicing structures

Optimal Slicing of Plane Point Placements Otten, 1983 ICCD

Other Applications Mehta, Chen, Menezes, Wong, Pillegi, “Clustering and load balancing for buffered clock tree synthesis”, ICCD 1997. Wu, Wong, Liu, “Post-Placement voltage island generation under performance Requirement”, ICCAD 2005.

Simulated Annealing * + 2 3 * 1 + 4 5 + 6 7 * + * 3 2 1 4 5 6 7 Wong and Liu, DAC 1986 6 7 1 5 2 3 Slicing Tree 4 Slicing Floorplan 2 3 * 1 + 4 5 + 6 7 * + * Polish Expression DAC-86

DAC-86

Wong-Liu Algorithm DAC-86

Wong-Liu Algorithm DAC-86

How good are slicing floorplans?

Results for Soft Blocks Experimental results => slicing is good for soft modules *all modules have aspect ratio between 0.5 and 2

Results for Hard Blocks Excellent results by slicing for the largest MCNC benchmarks (Cheng, Deng, Wong, ASPDAC 2005)

Results on Large Benchmarks Yan and Chu, DAC-2008 Slicing approach produced best results on GSRC & HB large benchmarks 22

Can we mathematically explain these excellent empirical results?

Theoretical Analysis Theorem [Young and Wong ISPD-97] Given a set of soft blocks of total area Atotal , maximum area Amax and shape flexibility r  2, there exists a slicing floorplan F of these blocks such that: where

Can we do better? Conjecture: For each non-slicing floorplan, there exists a slicing floorplan with “similar” area and topology. Are slicing floorplans “dense” ? slicing floorplan

Wheel Floorplans with Squared Blocks Lemma Given any wheel floorplan with 5 squared blocks, there is a “neighboring” slicing floorplan with equal/smaller area. It is not possible that x1 > x2 and x2 > x3 and x3 > x4 and x4 > x1. Otherwise, x1 > x1! We may assume x1 ≤ x2. It is easy to see that there is a “neighboring” slicing floorplan which is smaller!

Tightly Packed Wheel Floorplans 5 blocks: A, B, C, and D are identical; E is a square 0 ≤ x ≤ 1; block aspect ratio is in [1/2,2] When 0 ≤ x < 0.783 There is a neighboring slicing floorplan with area at most 1.77% larger

Tightly Packed Wheel Floorplans When 0.783 ≤x≤ 1 The neighboring slicing floorplan can be packed with zero dead-space

Slicing Tree is a “Complete” Floorplan Representation Theorem (Lai & Wong, DATE 2001) Each slicing tree gives a maximally compact placement Conversely, each maximally compact placement can be obtained from a slicing tree 3 2 1 4 5 * + 6 7 1 2 6 5 3 4 1 2 6 5 3 4 7 7

Conclusions Presented a brief survey of floorplan design work in early 1980s. Prof. Otten’s work had great impact on the early part of my career. Congratulations on the ISPD Life Time Achievement Award!