Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.

Slides:



Advertisements
Similar presentations
ADDER, HALF ADDER & FULL ADDER
Advertisements

Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Digital Circuits.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
EET 1131 Unit 7 Arithmetic Operations and Circuits
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
Addition (2). Outline Full Adder 3-Bit Adder 2’s Complement Subtraction.
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.
XOR, XNOR, and Binary Adders
CPSC 171 Introduction to Computer Science Boolean Logic, Gates, & Circuits.
Binary Numbers.
Binary Addition CSC 103 September 17, 2007.
Binary Addition Section 4.5. Binary Addition Example.
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.
Computer Organization 1 Logic Gates and Adders. Propositions –Venn Diagrams.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
Computer Science 101 Circuit Design - Examples. Sum of Products Algorithm Identify each row of the output that has a 1. Identify each row of the output.
IT253: Computer Organization Lecture 7: Logic and Gates: Digital Design Tonga Institute of Higher Education.
Digital Logic. 2 Abstractions in CS (gates) Basic Gate: Inverter IO IO GNDI O Vcc Resister (limits conductivity) Truth Table.
Half Adder & Full Adder Patrick Marshall. Intro Adding binary digits Half adder Full adder Parallel adder (ripple carry) Arithmetic overflow.
Universal college of engineering & technology. .By Harsh Patel)
1 Ethics of Computing MONT 113G, Spring 2012 Session 5 Binary Addition.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
Computer Architecture
R. Johnsonbaugh Discrete Mathematics 5 th edition, 2001 Chapter 9 Boolean Algebras and Combinatorial Circuits.
COMBINATIONAL LOGIC.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
CompSci Today’s topics Computer Hardware Electric Circuits Designing an Adder Upcoming Computer Communications ( Great Ideas Chapter 10) Reading.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.
1 Ethics of Computing MONT 113G, Spring 2012 Session 4 Binary Addition.
Simple ALU  Half adder  Full adder  Constructing 4 bits adder  ALU does several operations  General ALU structure  Timing diagram of adder  Overflow.
How does a Computer Add ? Logic Gates within chips: AND Gate A B Output OR Gate A B Output A B A B
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text.
WORKING PRINCIPLE OF DIGITAL LOGIC
Electrical Engineering Engineering the Future Digital Circuits Fundamentals Hands-on Full-Adder Simulation (afternoon)
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
Logic Gates Learning Objectives Learn that there is a one-to-one relationship between logic gates and Boolean expressions Learn how logic gates are combined.
Chapter 12. Chapter Summary Boolean Functions Representing Boolean Functions Logic Gates Minimization of Circuits (not currently included in overheads)
ECE 3130 Digital Electronics and Design
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables, logic gates,
Combinational Circuits
Computer Architecture CST 250
Summary Half-Adder Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry out.
XOR, XNOR, and Binary Adders
FIGURE 4.1 Block diagram of combinational circuit
XOR, XNOR, & Binary Adders
Week 7: Gates and Circuits: PART II
Digital Logic.
Number Systems and Circuits for Addition
Adders and Subtractors
Digital Logic.
DIGITAL ELECTRONICS B.SC FY
Chapter 10.3 and 10.4: Combinatorial Circuits
XOR, XNOR, and Binary Adders
XOR Function Logic Symbol  Description  Truth Table 
Digital Circuits.
Adder and Subtractors Discussion D4.1. Adder and Subtractor Circuits Objective: (i) To construct half and full adder circuit and verify its working (ii)
XOR, XNOR, and Binary Adders
Half & Full Subtractor Half Subtractor Full Subtractor.
Half & Full Subtractor Half Subtractor Full Subtractor.
SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.
Presentation transcript:

Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patterson and Hennessy Text

Review Adders/Review of programming project

Adders How to perform one bit addition - a half adder Assume we are given two variables, A and B that each represent a bit (a one or a zero). To create a logic circuit that will add two such variables, we need the following: Inputs for A and B and at least one output. Let's enumerate all the possibilities (here the plus symbol represents addition, not the OR operation): If A = 0 and B = 0, = 0b If A = 0 and B = 1, = 0b If A = 1 and B = 0, = 1b If A = 1 and B = 1, = 10b Notice that we need two bits for our output. We will call the extra bit a "Carry out". In the truth table below, the carry out is represented as C_O.

Truth Table A B C_O Output Notice that we can create a pair of equations for the truth table above using the sum of products method. C_O = A*B Output = ~A*B + A*~B The equations above only form a half adder, though.

Example Consider the case where we add more than one bit. Let's look at an example: Given two binary numbers, 11b and 11b, add them and determine the result: 1 <---- Carry in bit Notice that the result of 11b + 11b or is 110b or 6. Observe that there is one bit that is both carried out from the first addition and carried in to the second addition. A full one bit adder must account for both a carry in bit and a carry out bit.

4 bit Adder Instead of four equations, we have eight to deal with. We will use C_I torepresent the carry in bit and C_O to represent the carry out bit. Assume A = 0, B = 0, C_I = 0, then = 00 Assume A = 0, B = 1, C_I = 0, then = 01 Assume A = 1, B = 0, C_I = 0, then = 01 Assume A = 1, B = 1, C_I = 0, then = 10 Assume A = 0, B = 0, C_I = 1, then = 01 Assume A = 0, B = 1, C_I = 1, then = 10 Assume A = 1, B = 0, C_I = 1, then = 10 Assume A = 1, B = 1, C_I = 1, then = 11

Truth Table So our truth table appears as follows for a full adder: ABC_IC_OOutput Now, the equations for C_O and Output are as follows: C_O = A*B*~C_I + ~A*B*C_I + A*~B*C_I + A*B*C_I Output = ~A*B*~C_I + A*~B*~CI + ~A*~B*C_I + A*B*C Logic gates in JLS format are provided for these equations on the examples page ofthe class website