1 C. Ballif 3, W. Dabrowski 2, M. Despeisse 3, P. Jarron 1, J. Kaplon 1, K. Poltorak 1,2 N. Wyrsch 3 1 CERN, Geneva, Switzerland 2 Faculty of Physics and.

Slides:



Advertisements
Similar presentations
Kailua-Kona, Marcel Trimpl, Bonn University Readout Concept for Future Pixel Detectors based on Current Mode Signal Processing Marcel Trimpl.
Advertisements

1 Research & Development on SOI Pixel Detector H. Niemiec, T. Klatka, M. Koziel, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor, M. Szelezniak AGH – University.
1 Full-size Monolithic Active Pixel Sensors in SOI Technology - design considerations, simulations and measurements results on behalf of: M. Jastrzab,
M. Szelezniak1PXL Sensor and RDO review – 06/23/2010 STAR PXL Sensors Overview.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Snowmass 2005 SOI detector R&D Massimo Caccia, Antonio Bulgheroni Univ. dell’Insubria / INFN Milano (Italy) M. Jastrzab, M. Koziel, W. Kucewicz, H. Niemiec.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
A. Nardulli, ETH Zurich1 1.What is PET? 2.The a-Si:H material 3.The Thin Film on ASIC (TFA) technology 4.Quantum Efficiency measurement with laser 5.QE.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
TOF at 10ps with SiGe BJT Amplifiers
ACES Workshop 3-4 March, 2009 W. Dabrowski Serial power circuitry in the ABC-Next and FE-I4 chips W. Dabrowski Faculty of Physics and Applied Computer.
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 January 2008.
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
Preliminary LumiCAL FEE Specification Presented by Alexander Solin NC PHEP FCAL collaboration meeting, February 12-13, 2006, Krakow (INP PAS),
Challenges and advantages making analog front-ends (for Silicon Strip Detectors) in deep submicron technologies Jan Kaplon.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
L.Royer– TWEPP – 22 Sept Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand Signal processing for High Granularity Calorimeter: Amplification,
DEPFET Electronics Ivan Peric, Mannheim University.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
1 Monolithic Pixel Sensor in SOI Technology - First Test Results H. Niemiec, M. Koziel, T. Klatka, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor University.
VI th INTERNATIONAL MEETING ON FRONT END ELECTRONICS, Perugia, Italy A. Dorokhov, IPHC, Strasbourg, France 1 NMOS-based high gain amplifier for MAPS Andrei.
Fully depleted MAPS: Pegasus and MIMOSA 33 Maciej Kachel, Wojciech Duliński PICSEL group, IPHC Strasbourg 1 For low energy X-ray applications.
Performance of a 128 Channel counting mode ASIC for direct X-ray imaging A 128 channel counting ASIC has been developed for direct X-ray imaging purposes.
Work Package 3 On-detector Power Management Schemes ESR Michal Bochenek ACEOLE Twelve Month Meeting 1st October 2009 WPL Jan Kaplon.
1 Development of the input circuit for GOSSIP vertex detector in 0.13 μm CMOS technology. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,
8 July 1999A. Peisert, N. Zamiatin1 Silicon Detectors Status Anna Peisert, Cern Nikolai Zamiatin, JINR Plan Design R&D results Specifications Status of.
J. Crooks STFC Rutherford Appleton Laboratory
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
ClicPix ideas and a first specification draft P. Valerio.
Thanushan Kugathasan, CERN Plans on ALPIDE development 02/12/2014, CERN.
26 Apr 2009Paul Dauncey1 Digital ECAL: Lecture 2 Paul Dauncey Imperial College London.
SIAM M. Despeisse / 29 th January Toward a Gigatracker Front-end - Performance of the NINO LCO and HCO Matthieu Despeisse F. Osmic, S. Tiuraniemi,
Radiation hardness of Monolithic Active Pixel Sensors (MAPS)
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
A Fast Monolithic Active Pixel Sensor with in Pixel level Reset Noise Suppression and Binary Outputs for Charged Particle Detection Y.Degerli 1 (Member,
HEXITEC ASIC – A Pixellated Readout Chip for CZT Detectors Lawrence Jones ASIC Design Group Science and Technology Facilities Council Rutherford Appleton.
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
-1-CERN (11/24/2010)P. Valerio Noise performances of MAPS and Hybrid Detector technology Pierpaolo Valerio.
SuperKEKB 3nd open meeting July 7-9, 2009 Hans-Günther Moser MPI für Physik Sensor and ASIC R&D Sensor Prototype Production: running, ASICs: Switcher,
Eleuterio SpiritiILC Vertex Workshop, April On pixel sparsification architecture in 130nm STM technology ILC Vertex Workshop April 2008 Villa.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
Monolithic and Vertically Integrated Pixel Detectors, CERN, 25 th November 2008 CMOS Monolithic Active Pixel Sensors R. Turchetta CMOS Sensor Design Group.
Aurore Savoy-Navarro 1), Albert Comerma 2), E. Deumens 3), Thanh Hung Pham 1), Rachid Sefri 1) 1) LPNHE-Université Pierre et Marie Curie/IN2P3-CNRS, Fr.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
H.Mathez– VLSI-FPGA-PCB Lyon– June , 2012 CSA avec reset pour s-CMS, bruit en temporel (Up-Grade TRACKER) (Asic R&D Version 1)
Oscar Alonso – Future Linear Colliders Spanish Network 2015 – XII Meeting - Barcelona, January 2015 O. Alonso, J. Canals, M. López, A. Vilà, A. Herms.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
L. Ratti a,b, M. Dellagiovanna a, L. Gaioni a,b, M. Manghisoni b,c, V. Re b,c, G. Traversi b,c, S. Bettarini d,e, F. Morsani e, G. Rizzo d,e a Università.
Comparison of the AC and DC coupled pixels sensors read out with FE-I4 electronics Gianluigi Casse*, Marko Milovanovic, Paul Dervan, Ilya Tsurin 22/06/20161.
Clear Performance and Demonstration of a novel Clear Concept for DEPFET Active Pixel Sensors Stefan Rummel Max-Planck-Institut für Physik – Halbleiterlabor.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
Pixel front-end development
Noise Analysis of CMOS Readouot Ciruits
Charge sensitive amplifier
Jan Soldat, Heidelberg University for the DSSC ASIC design groups
Readout electronics for aMini-matrix DEPFET detectors
CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
A Fast Binary Front - End using a Novel Current-Mode Technique
BESIII EMC electronics
Yasuhiro Sugimoto KEK 17 R&D status of FPCCD VTX Yasuhiro Sugimoto KEK 17
R&D of CMOS pixel Shandong University
Presentation transcript:

1 C. Ballif 3, W. Dabrowski 2, M. Despeisse 3, P. Jarron 1, J. Kaplon 1, K. Poltorak 1,2 N. Wyrsch 3 1 CERN, Geneva, Switzerland 2 Faculty of Physics and Applied Computer Science, AGH University of Science and Technology, Krakow, Poland 3 Ecole Polytechnique Fédérale de Lausanne, EPFL/STI, Neuchatel, Switzerland Neuchatel, Switzerland Low noise, low power front-end electronics for pixelized TFA sensors

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September Thin Film on ASIC technology Front-end electronics, Noise optimisation, Noise measurements, 405 nm blue laser results, Conclusions. Outline

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September  A thin film sensor layer is deposited directly on top of the ASIC,  Sensors are made of hydrogenated amorphous silicon (a-Si:H),  Full chip area is covered by sensor layer,  It does not require bump bonding,  Low deposition temperature (around 200 ºC) is compatible with post processing on finished electronics wafers,  Deposition method: VHF PE-CVD (very high frequency plasma enhanced chemical vapor deposition). TFA – Thin Film on ASIC technology

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September /13/  Tracking detectors for linear colliders, imaging,  Expected charges generated in a-Si:H sensors by MIPs are ~40e-/μm  µm thick films of a-Si:H were deposited directly on the demonstrator chip (Amorphous Frame Readout Pixel - AFRP)  Pixel dimension of the demonstrator chip: 40 μm x 40 μm, input capacitance :~40fF (including detector capacitance)  Requirements for front end electronics: High gain (800mV/fC), ideally in a single stage High gain (800mV/fC), ideally in a single stage Low noise (<30e- ENC), to work with signal to noise ratio Low noise (<30e- ENC), to work with signal to noise ratio Low power consumption (10μW/pixel). Low power consumption (10μW/pixel).

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September /13/ Non buffered cascode stage, Non buffered cascode stage, Very small feedback capacitor (1.3fF) to ensure very high gain, Very small feedback capacitor (1.3fF) to ensure very high gain, Preamplifier works as a gated integrator with gate time t acq and integration time constant τ, Preamplifier works as a gated integrator with gate time t acq and integration time constant τ, Reset of the feedback capacitor is provided by the transistor M4, which is biased with constant voltage at the gate (V bias ), In the reset phase switch In the reset phase switch S reset is open and the reset S reset is open and the reset current is delivered to M4 current is delivered to M4 in the feedback loop, In this phase the circuit operates phase the circuit operates as a transimpedance as a transimpedanceamplifier.

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September /13/ Non buffered cascode stage, Non buffered cascode stage, Very small feedback capacitor (1.3fF) to ensure very high gain, Very small feedback capacitor (1.3fF) to ensure very high gain, Preamplifier works as a gated integrator with gate time t acq and integration time constant τ, Preamplifier works as a gated integrator with gate time t acq and integration time constant τ, Reset of the feedback capacitor is provided by the transistor M4, which is biased with constant voltage at the gate (V bias ), In the reset phase switch In the reset phase switch S reset is open and the reset S reset is open and the reset current is delivered to M4 current is delivered to M4 in the feedback loop, In this phase the circuit operates phase the circuit operates as a transimpedance as a transimpedanceamplifier.

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September /13/ Non buffered cascode stage, Non buffered cascode stage, Very small feedback capacitor (1.3fF) to ensure very high gain, Very small feedback capacitor (1.3fF) to ensure very high gain, Preamplifier works as a gated integrator with gate time t acq and integration time constant τ, Preamplifier works as a gated integrator with gate time t acq and integration time constant τ, Reset of the feedback capacitor is provided by the transistor M4, which is biased with constant gate voltage (V bias ), In the reset phase switch In the reset phase switch S reset is open and the reset S reset is open and the reset current is delivered to M4 current is delivered to M4 in the feedback loop, In this phase the circuit operates phase the circuit operates as a transimpedance as a transimpedanceamplifier.

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September /13/ Non buffered cascode stage, Non buffered cascode stage, Very small feedback capacitor (1.3fF) to ensure very high gain, Very small feedback capacitor (1.3fF) to ensure very high gain, Preamplifier works as a gated integrator with gate time t acq and integration time constant τ, Preamplifier works as a gated integrator with gate time t acq and integration time constant τ, Reset of the feedback capacitor is provided by the transistor M4, which is biased with constant gate voltage (V bias ), In the reset phase switch In the reset phase switch S reset is open and the reset S reset is open and the reset current is delivered to M4 current is delivered to M4 in the feedback loop, In this phase the circuit operates phase the circuit operates as a transimpedance as a transimpedanceamplifier.

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September /13/ Non buffered cascode stage, Non buffered cascode stage, Very small feedback capacitor (1.3fF) to ensure very high gain, Very small feedback capacitor (1.3fF) to ensure very high gain, Preamplifier works as a gated integrator with gate time t acq and integration time constant τ, Preamplifier works as a gated integrator with gate time t acq and integration time constant τ, Reset of the feedback capacitor is provided by the transistor M4, which is biased with constant gate voltage (V bias ), In the reset phase switch In the reset phase switch S reset is open and the reset S reset is open and the reset current is delivered to M4 current is delivered to M4 in the feedback loop, In this phase the circuit operates phase the circuit operates as a transimpedance as a transimpedanceamplifier.

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September [1] Reset phase – feedback capacitor is discharged through transistor M4 biased with a constant reset current I reset (this design ensures lower parasitic injection from the reset signal to the 1.3fF feedback capacitor in comparison with a voltage controlled reset transistor), Switch O FF I reset [2] Acquisition phase – the input signal is integrated on feedback capacitor C f and stored on C out while switch S out is closed. The acquisition time t acq is much longer than integration time constant τ, [3] Readout phase –data are read out from 4096 pixels “frame by frame” by a serial multiplexer.

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September TWEPP [1] Reset phase – feedback capacitor is discharged through transistor M4 biased with a constant reset current Ireset (this design ensures lower parasitic injection from the reset signal to the 1.3fF feedback capacitor in comparison with a voltage controlled reset transistor), Switch ON [2] Acquisition phase – the input signal is integrated on feedback capacitor C f and stored on C out while switch S out is closed. The acquisition time t acq is much longer than integration time constant τ, [3] Readout phase –data are read out from 4096 pixels “frame by frame” by a serial multiplexer.

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September TWEPP 2009 [1] Reset phase – feedback capacitor is discharged through transistor M7 biased with a constant reset current I reset (this design ensures lower parasitic injection from the reset signal to the 1.3fF feedback capacitor in comparison with a voltage controlled reset transistor), Switch OFF I reset [2] Acquisition phase – the input signal is integrated on feedback capacitor C f and stored on C out while switch S out is closed. The acquisition time t acq is much longer than integration time constant τ, [3] Readout phase –data are read out from 4096 pixels “frame by frame” by a serial multiplexer.

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September Matrix of 64x64 pixels, Matrix of 64x64 pixels, Pixel size: 40 µm x 40 µm, Pixel size: 40 µm x 40 µm, Analog and digital grounds and power supply busses are separated to reduce the noise in the preamplifier, Analog and digital grounds and power supply busses are separated to reduce the noise in the preamplifier, Two clock signals to read out rows and columns of the chip, Two clock signals to read out rows and columns of the chip, Master readout clock set to 10 MHz, Master readout clock set to 10 MHz, Readout time: ~2.5 ms (600ns/pixel), Readout time: ~2.5 ms (600ns/pixel), The AFRP1 chip was designed and manufactured in 0.25 µm CMOS process. The AFRP1 chip was designed and manufactured in 0.25 µm CMOS process. 4 mm

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September Noise from the cascode transistors M1 and M3, Noise from the cascode transistors M1 and M3, Noise calculated employing the EKV model (the following noise terms are taken into account: thermal noise, gate inducted current noise, correlation term, and the flicker noise), Noise calculated employing the EKV model (the following noise terms are taken into account: thermal noise, gate inducted current noise, correlation term, and the flicker noise), The overall signal shaping function K readout of the preamplifier is equivalent to K int (f) K gate (f) The overall signal shaping function K readout of the preamplifier is equivalent to K int (f) K gate (f) The integration time constant τ depends on the bandwidth of the un- buffered cascode stage, which is loaded with the input, output and the feedback capacitance. The integration time constant τ depends on the bandwidth of the un- buffered cascode stage, which is loaded with the input, output and the feedback capacitance.

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September The channel thermal noise of load (M3) and input (M1) transistors dominates: For un-buffered cascode τ depends on C int, C f and C out capacitances as well as on gm1 of the input transistor M1 and gds3 of the load transistor M3: The noise is expected to be below 18 e- ENC, The noise is expected to be below 18 e- ENC, I D has been chosen to optimize the power consumption and integration time constant τ, which limits minimum acquisition time t acq. ENC as a function of bias current t acq =1 µs, C int =C f +C in +C g1 = 40fF, C out =120fF.

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September Preamplifier in the reset mode works as a transimpedance amplifier with parallel noise sources from feedback transistor M4, reset transistor M6, as well as cascode transistors M1 ans M3. Preamplifier in the reset mode works as a transimpedance amplifier with parallel noise sources from feedback transistor M4, reset transistor M6, as well as cascode transistors M1 ans M3. The dominating noise is the channel thermal noise, The dominating noise is the channel thermal noise, Theoretical estimation agrees quite well with measurements performed in the reset phase Theoretical estimation agrees quite well with measurements performed in the reset phase This result might suggest that higher values of the reset current are preferable. This result might suggest that higher values of the reset current are preferable.

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September Reset noise seen in the acquisition phase Output noise in the reset is fed back to input, sampled during switching to acquisition phase, and then amplified with acquisition phase gain, Ratio K = K vacq /K vres is introduced to estimate contribution of the reset noise in the acquisition phase. Preamplifier transfer functions changes between the reset phase and the acquisition phase. To evaluate noise in the frequency domain we use the following approximation: Acquisition phaseReset phase

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September Reset noise seen in the acquisition phase The noise originating from the reset phase increases for higher reset currents, For reset current of 10 nA, reset noise, seen in the acquisition phase is estimated be below 28 e- ENC. ENC as a function of the reset current in the acquisition phase

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September Increasing the acquisition time (t acq ) increases contribution of the parallel noise from detector leakage current, For given τ, t acq should be longer than τ, This puts some constraint on τ, which affects the preamplifier design, The measured average leakage current per pixel on a-Si:H sensors bias with 55V is around 1 nA, what indicate the expected noise related to this noise source below 30 e- ENC. Measured leakage current per pixelCalculated noise originating from a-Si diode.

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September The noise was measured in the acquisition phase on:  bare AFRP1 chip,  TFA structure with 10 µm a-Si diode deposited on top, Measured noise is compared with calculations

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September NI PCI-6562 high speed digital input output card with LVDS signaling : NI PCI-6562 high speed digital input output card with LVDS signaling : – 200 MHz maximum clock rate, – 16 channels with per-channel direction control in single-data- rate mode. NI 5112 oscilloscope card, NI 5112 oscilloscope card, Labview environment Labview environment Analyses made in ROOT environment ( Analyses made in ROOT environment (

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September Test results – bare chip The noise of redadout pixels with open inputs is very uniform across the whole chip. AFRP1 chip noise map Distribution of noise on the chip

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September Measured ENC taken as the most probable noise over 4096 pixels Measured noise is slightly higher compared to calculations. Taking into account top 100 pixels with the best noise performance, the most probable noise is below 40 e- ENC Test results – bare chip

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September Measured noise is significantly higher than expected We observe very large spread of noise across the chip. Noise mapDistribution of noise on the chip Noise performance – TFA

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September top pixels with the best noise performance are much closer to calcultions The noise stays below 48 e- ENC for parameters I reset of 10 nA and t acq of 0.3 µs, Measured ENC taken as the most probable noise over 100 pixels Noise performance – TFA Measured ENC taken as the most probable noise over 4096 pixels

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September I reset 10nA, t acq 1 µs I reset 10nA, t acq 0.5 µs I reset 10nA, t acq 0.3 µs Distribution of the ENC across 4096 pixels for reset current of 10 nA and different acquisition times

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September I reset 10nA, t acq 0.3 µs I reset 100nA, t acq 0.3 µs I reset 500nA, t acq 0.3 µs Distribution of the ENC across 4096 pixels for acquisition time of and different reset currents of 0.3 µs and different reset currents

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September  No calibration capacitor was implemented on the citcuit in order to keep the noise at low level,  Calibration with the radiation sources (Fe-55, Sr-90) is difficult due to very high a-Si diode leakage current (t acq too short to collect acceptable hits statistics),  The TFA structure was calibrated with a 405 nm blue laser by comparison to TFA structure based on MacroPad chip measured gain: 713 mV/fC (designed value: 800 mV/fC).

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September nm blue laser tests HV 25 VHV 5 V HV 55 V According to [1] the full depletion bias voltage for a-Si sensor is defined as: Vd = 0.48 d 2 = 48V for 10µm thick diode, The signal from the blue laser, measured on TFA structure based on AFRP1 chip, does not increase for bias voltages above 55 V. [1] M. Despeisse et al.Hydrogenated Amorphous Silicon Sensor Deposited on Integrated Circuit for Radiation Detection, IEEE Transactions On Nuclear Science, Vol. 55, No. 2, 2008, pp

TFA front-endW. Dabrowski, AGH KrakówTWEPP-09, Paris, September  Noise performance: The calculated reset noise behavior, as a function of I reset, agrees quite well with the measurement results The calculated reset noise behavior, as a function of I reset, agrees quite well with the measurement results Discrepancy in total noise level can be attributed to parasitic capacitance in the preamplifier structure Discrepancy in total noise level can be attributed to parasitic capacitance in the preamplifier structure The best noise performance was obtained for the reset current of 10 nA. For acquisition times 300 – 500 ns the noise of TFA structure is below 48 e- ENC The best noise performance was obtained for the reset current of 10 nA. For acquisition times 300 – 500 ns the noise of TFA structure is below 48 e- ENC At present noise performance is limited by the sensor leakage crrent At present noise performance is limited by the sensor leakage crrent  High a-Si diode leakage current makes the calibration with radiation source difficult because achievable rates ara low and require long acquisition times  The TFA structure was calibrated with a 405 nm blue laser by comparison to TFA structure based on Macro Pad chip. As a result the gain of 713 mV/fC was found