Mauro Citterio Milano, 12-01-2011 1 PP2/Services - an update - Mauro Citterio INFN Milano Type II cables  Layout in progress  Duplication of VVDC wires.

Slides:



Advertisements
Similar presentations
HV-LV DCS Workshop – 16/03/2004 G. De Cataldo, A. Franco, A.Tauro - INFN Bari Progress report on the HMPID LV System Cabling and LV sectorsCabling and.
Advertisements

Part 1: Introduction FRC Introduction  FRC 2907 since 2008  Each area of the robot has a team assigned  The Electronics team is headed this year.
Signal Quality Study with Triple Jumper Board and EC board to PP Cable December 2, 2004 Mitch Newcomer.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
1 Module and stave interconnect Rev. sept. 29/08.
8/11/2006 FPIX TB meeting L. Perera 1 Pixel Power Supply Response Measurement Lalith Perera - Univ. of Iowa Carlos Florez, Simon Kwan, Charles Newsom,
Control & Monitoring of DC-DC Buck Converters Satish Dhawan Yale University Power Distribution Working Group Meeting- Tuesday 24 February 2009 ATLAS Upgrade.
Tullio Grassi ATLAS–CMS Power Working Group 31 March 2010 DC-DC converters and Power Supplies requirements for CMS HCAL Phase 1 Upgrade.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Panda PCB for prototype status report by D Malkevich on behalf of the ITEP group ITEP.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
David Nelson IBL Data & TTC Transmission Baseline February 25, IBL Data and TTC Transmission Baseline Presented by David Nelson
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
Summary DCS Workshop - L.Jirdén1 Summary of DCS Workshop 28/29 May 01 u Aim of workshop u Program u Summary of presentations u Conclusion.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
LHC ARC Commissioning report during LS1 Agenda: VRGPE documentation (former VRJGE) Active Penning modification By-Pass Valves modification LHC ARC commissioning.
ELMB miscellanea Dr Zhige (Gary) Zhang. ELMB miscellanea 1)Over voltage protection for analog input 2)Hardware resetting 3)Allocation for RICH2 4)Configuration.
ATLAS Upgrade ID Barrel: Services around ‘outer cylinder’ TJF updated According to the drawing ‘Preparation outer cylinder volume reservation’
1 Module and stave interconnect Rev. sept. 29/08.
Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.
ALICE DCS Workshop 28/29 May 2001 Vito Manzari, INFN Bari SSD (Silicon Strip Detector) SDD (Silicon Drift Detector) SPD (Silicon Pixel Detector) Detector.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
W. Karpinski, Nov CMS Electronics week CMS Microstrip Tracker grounding & shielding of the CMS Tracker R. Hammarstrom (CERN EP/CMT) & W. Karpinski.
Low Voltage Power Supplies I.Placement II.Size III.Power consumption IV.Cabling V.Regulators board blocs VI.Component selection VII.Schematics VIII.Firmware.
Status of the Remote HV System 10 June 2015 TileCal week, upgrade session Roméo Bonnefoy, Romain Madar and François Vazeille ● Summary of performances.
A. Ranieri / RPC-CMS Pre-loaded profile Synchronization & Control Board (SCB) The RPC electronics will consist of the FE board plus the Synchronization.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
1 LHCb CALO meeting Anatoli Konoplyannikov [ ITEP / LAPP ] Introduction Status bits of the LHCb readout supervisor ODIN HVSB board specification.
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.
CALO DCS upgrade A. Konoplyannikov, M. Soldatov, A. Ostankov, Yu. Guz (IHEP, Protvino) V. Kudryavtsev (BINP, Novosibirsk)
Oct/07/2010Pixel PP0 opto replacement issues1 1 1 PP0 Opto Replacement Issues Philippe Grenier, Martin Kocian, Dave Nelson, Marco Oriunno, Su Dong, Charlie.
12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.
David Nelson SQP E-board November 4, Pixel nSQP E-board Presented by David Nelson
Dept. of Information & Communications Technology Circuit Diagram and Prototype Construction (Project 1) slide L1-1 Objectives v How to read schematic Diagrams.
The ATLAS Pixel Detector
Preparation for production phase Web – New web with HV pigtail qualified (?) – Installed on 2 views in Technical run Very little effect on noise; detector.
06/03/2002Ivan Hruska EP/ATE1 LV brick for TILECAL  Overview Design summary Results from 2nd radiation tests in PSI Villingen Bulk supply Plans for future.
9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.
DCS meeting - CERN June 17, 2002V.Kouchpil SDD DCS status Low Voltage system End-ladder ASIC High Voltage system Cooling system Schedule.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Upgrade of the TileCAL LVPS System Gary Drake Argonne National Laboratory, USA In Collaboration with The University of Chicago CERN Feb. 25, 2009 ATLAS.
1 PST Heater Panel Design The PST heater panels are internally redundant resistive circuits printed onto a Kapton sheet with an aluminum backing. They.
EE4271 VLSI Design VLSI Channel Routing.
27/01/2012Mauro Citterio - SVT TDR Meeting - Pisa1 Pheripheral Electronics Mauro Citterio INFN Milano.
Update on the activities in Milano M. Citterio and N. Neri on behalf of INFN and University of Milan SuperB Meeting: SVT Parallel Session.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
Update on the Bus, the HDI and peripheral electronics M. Citterio on behalf of INFN Milano and University of Milan SuperB Workshop: SVT Meeting.
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
2 Dec 1998F Harris LHCb Trigger Meeting L0 Trigger - ‘Real Estate’ Considerations Current thinking for the size and location of L0 trigger electronics,
Detector Control for the Insertable B-Layer Susanne Kersten Wuppertal University ATLAS Upgrade Workshop, February
Mauro Citterio - Mi meeting
Calorimeter Mu2e Development electronics Front-end Review
Milano Activities: an update Mauro Citterio On behalf of INFN Milano
Ideas and design concepts, and challenges
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
Pixel Module Interfaces Mauro Citterio On behalf of INFN Milano
HPS Motherboard Electronic Design
ALICE Muon Tracking Upgrade EDR Answers
Grounding, Power Distribution
RPC Electronics Overall system diagram Current status At detector
Presentation transcript:

Mauro Citterio Milano, PP2/Services - an update - Mauro Citterio INFN Milano Type II cables  Layout in progress  Duplication of VVDC wires (VVDC + 1.5V)  Circular connector at PP1 Work in progress on the PP2 Box Conclusions

Mauro Citterio Milano,

Mauro Citterio Milano, LV AWG LV AWG HV AWG HV AWG DCS AWG DCS AWG 36 Proposition : Circular Connector 85 µD contacts Type 1 Type 2

Mauro Citterio Milano, Tobias: We DO need an additional line for the 1.5V and this one is behaving the same as the actual Vvdc line, means need to run from the counting room to the PP2 box and through the regulator. This in turns means our Vvdc cable needs double the wires as we have foreseen now. In addition, the regulator must be able to handle the needed voltage and current and we will need double number of channels Susanne: Therefore I would propose we keep the opto services as they are: Viset, Topto, Vpin, Viset (SC-OLink to opto box) and have LVopto: Vvdc, V1.5 (SC-Olink to PP2, PP2 to optobox) Shane/KK Gan: We know from simulations and fabrication of prototype chips that conservative values for the maximum "new" opto-board power supply currents will be: B-Layer V V Disk V V For the wires of the 1.5V power supplies we propose to use the same gauge of wire used for the VVDC supplies in the present system. This is simply because the 1.5 V supply has a power consumption similar to a present opto-board's VVDC. For the new opto-boards, the VVDC wires are still required and can remain the same gauge as in the present system (as long as the present wires are capable of delivering 500mA). Like the existing 2.5 V VVDC, the new 1.5 V line should be regulated. If we use our new chips the VCSEL currents will be individually controlled via the TTC signal and hence there will be no need for a VISET line Additional Voltage Needed for Opto Board

Mauro Citterio Milano, Input : will changeOutput: will change Controller : no changes Regulator board “almost” the same, but: Two LDOs will work in parallel on a same channel. Each LDO limited to ~ 50% of IMAX The structure will change PP2 Changes Summary VVDC Channels placed in special boards !!!

Mauro Citterio Milano, IBL PP2 box: Passive Boards The PP2 passive boards and the metal frame for these boards will be re-designed  Small progress in the Input Board design  8 boards per crate required  decreased trace density  No voltage drop reduction required  Interface with Type III cables via V35 connector could be maintained Size contact and number of contact is under revision Type III cable specs needs to be defined (Milano and Barcellona) 7 connectors instead of 48 Same number of connectors

Mauro Citterio Milano, IBL PP2 box: Output Board  The “Back-plane” concept is different:  Significant voltage drop reduction at the ST LDO output  Only one Output Board instead of two connected boards  more reliable design  Voltage drop goal is ~ mV(at 2.4 A)  Most of the drop will be on the regulator board (!!)  Back-plane layout optimization is continuing (16 layers, micron Cu) Input Controller VVDC The FUTURE BUS connectors will have many un-used pins in the new box The connectors could be exchanged with a less dense Conn. type (ATCA stile) Needs: 1) ~ 80 pins 2) redundant pins 3) less than 2. 5 m  contact Resistance Not back-compatible with standard regulator boards

Mauro Citterio Milano, The structure will change to accommodate HV and DCS lines -No real layout yet -Some possible grounding issues/caveat (at least one on the OPTO) - How to implement the HV breaking points - DCS ????

Mauro Citterio Milano,

Mauro Citterio Milano, Main points: Channel density and “logical distribution”  4 “FE power channel” per half stave  1 “FE power channel” serves 4 FE-I4 chips  VVDC Type II power lines are grouped together  Services Excel Sheet Nominal current (2.4 A) per “FE power channel”  Plan is to use the ST LHC4913  Voltage drop across an ST regulator ~ 1.3 V (at nominal current)  Maxi current at max voltage (3.6 A) exceed ST specs  two regulators used in parallel Small R/T voltage drop from ST output to Type I cable ends  Hp: LDO implemented on FE-I4  Drop is the sum of the drop inside PP2 and Type II cables  Max R/T voltage drop: 350 mV  From Maurice’s table  Not clear at what current the drop is estimated (!) IBL PP2 box

Mauro Citterio Milano, Voltage drop sharing: Type 0 : 200 mV Type I : 300 mV Type II : 350 mV

Mauro Citterio Milano, Some thought on the Type II cables Some information are needed to specify the cables:  Cable modularity for FE powering: 4 x (2xAWG12 + 1x AWG22 + 1xAWG28)  Is this compatible with the allowed 350 – 30 mV = 320 mV R/T drop?  Length of cable  12 meters ?  The size is still on the small side ! AWG Length (m) double throw24 Ohm/Km Ohm Current (A)2.4 Voltage drop (V) Diameter (mm)

Mauro Citterio Milano, The goal is to improve the existing design  Collaboration between Milano and Barcellona  New boards under Barcellona responsibility New design will be fully compatible with the existing DCS  The FPGA controller will not change “visually”  New and more powerful FPGAs  The FPGA will be from the same ACTEL family but will need to be qualified again against radiation  The FPGA firmware will be changed/updated  Some communication commands will not be used anymore (i.e. only 8 boards/crate need to be addressed)  The ELMB functionality will be implemented in the FPGA (logic resources should be enough – to be confirmed)  The new controller will be back-compatible with the present PP2 system for testing IBL PP2 box: controller board