Ivan Peric, DEPFET Workshop SWITCHER 4 Ivan Peric, Peter Fischer University Heidelberg.

Slides:

Advertisements

Similar presentations

Kailua-Kona, Marcel Trimpl, Bonn University Readout Concept for Future Pixel Detectors based on Current Mode Signal Processing Marcel Trimpl.

Advertisements

10 Ways to Ruin Your Mini-Max microcontroller (and lose $69)

1 Voltage Translation Clamps ASIA MARKETING DEVELOPMENT Samuel Lin Standard Logic 2012/Q1.

Data Acquisition ET 228 Chapter

CHARGE COUPLING TRUE CDS PIXEL PROCESSING True CDS CMOS pixel noise data 2.8 e- CMOS photon transfer.

DC and transient responses Lezione 3

Switched Capacitor DC-DC Converters: Topologies and Applications Bill Tsang and Eddie Ng.

09 September 2010 Erik Huemer (HEPHY Vienna) Upgrade of the CMS Tracker for High Luminosity Operation OEPG Jahrestagung 2010.

DC-DC Fundamentals 1.1 An Introduction

Digital Integrated Circuits for Communication

In a not gate, if the input is on(1) the output is off (0) and vice versa.

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

Presentation at the PRC review, , DESY Status of DEPFET pixel detectors for ILC Peter Fischer for the DEPFET collaboration Bonn University:R.

Readout of DC coupled double sided sensors with CBMXYTER: Some first thoughts Peter Fischer, Heidelberg University.

DEPFET Electronics Ivan Peric, Mannheim University.

This document is the property of EADS Astrium and Aurelia Microelettronica. - Approved for limited distribution only. No disclosure without written permission.

2. Super KEKB Meeting, DEPFET Electronics DEPFET Readout and Control Electronics Ivan Peric, Peter Fischer, Christian Kreidl Heidelberg University.

ECFA ILC Workshop, November 2005, ViennaLadislav Andricek, MPI für Physik, HLL DEPFET Project Status - in Summary Technology development thinning technology.

Process Monitor/TID Characterization Valencia M. Joyner.

SuperKEKB 2nd open meeting March 17-19, 2009 Hans-Günther Moser MPI für Physik PXD Session SOI: more information: see TIPP09 -> submission in February,

Radiation Hardness Test Chip Matthias Harter, Peter Fischer Uni Mannheim.

BTeV Pixel Detector Optical link receiver chip Data In and Out project.

Summary of the FEE Session Christian J. Schmidt JINR, Dubna, Oct. 17 th 2008.

ILC VXD Review, Fermilab, October 23, 2007 Hans-Günther Moser, MPI für Physik DEPFET Devices Hans-Gunther Moser for the DEPFET Collaboration (

Advanced VLSI Design Unit 04: Combinational and Sequential Circuits.

Some Irradiation Results from a Chip in UMC018 Technology Peter Fischer for Christian Kreidl Heidelberg University P. Fischer, ziti, Heidelberg.

 Seattle Pacific University EE Logic System DesignNMOS-CMOS-1 Voltage-controlled Switches In order to build circuits that implement logic, we need.

A network of semiconductor technology L X A Very Low Dropout Positive Regulator A Training Module for Sales Representatives and Distributors of.

High-side & Low-side and Half-Bridge Drivers October 2015

LCFI meeting 19 th August 2008 TESTING OF CPR2A Mirek Havranek, Peter Murray, Konstantin Stefanov, Stephen Thomas.

ECE4006 Senior Design Project Linda Milor and Jay Schlag

09/02/20121 Delay Chip Prototype & Delay Chip Test Board Joan Mauricio – Xavier Ondoño La Salle (URL) 12/04/2013.

Characterization of irradiated MOS-C with X-rays using CV-measurements and gated diode techniques Q. Wei, L. Andricek, H-G. Moser, R. H. Richter, Max-Planck-Institute.

Department of Electrical and Computer Engineering University of Minnesota Presenter: Chi-Yun Cheng Digital Logic with Molecular Reactions.

Dynamic Logic Circuits Static logic circuits allow implementation of logic functions based on steady state behavior of simple nMOS or CMOS structures.

Multiplexing and Demultiplexing

SuperKEKB 3nd open meeting July 7-9, 2009 Hans-Günther Moser MPI für Physik Sensor and ASIC R&D Sensor Prototype Production: running, ASICs: Switcher,

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

0808/0809 ADC. Block Diagram ADC ADC0808/ADC Bit μP Compatible A/D Converters with 8-Channel Multiplexer The 8-bit A/D converter uses successive.

1 DEPFET Readout Electronics Ivan Peric, Jochen Kinzel, Christian Kreidl, Peter Fischer University of Heidelberg.

1 ASICS - Status Ivan Perić University of Heidelberg Germany.

Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.

Belle II VXD Workshop, Wetzlar ASICs - Overview.

Simulation of a DEPFET Pixel Detector IMPRS Young Scientist Workshop July, 26 – 30, 2010 Christian Koffmane 1,2 1 Max-Planck-Institut für Physik, München.

H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.

Daniel Červenkov, Peter Kodyš, Ján Scheirich, IPNP, Charls University in Prague 12 th – 15 th June 2013 Ringberg Castle

TILC08, Sendai, March DEPFET Active Pixel Sensors for the ILC Marcel Vos for the DEPFET Collaboration (

Clear Performance and Demonstration of a novel Clear Concept for DEPFET Active Pixel Sensors Stefan Rummel Max-Planck-Institut für Physik – Halbleiterlabor.

Irradiation results of technologies for a custom DC-DC converter F.Faccio, G.Blanchot, S.Michelis, C.Fuentes, B.Allongue, S.Orlandi CERN – PH-ESE.

Radiation Hardness of DEPFET Pixel Sensors Andreas Ritter IMPRS - Young Scientist Workshop 2010, Ringberg 1.

Design Choices for SuperBelle P. Fischer, I. Peric, Ch. Kreidl, J. Kinzel Heidelberg University 1Design Choices for SuperBelle.

International DEPFET Workshop Stefan Rummel; MPI for Physics 1 Results from harsh X-Ray irradiation Stefan Rummel MPI for Physics – Halbleiterlabor International.

32ch Beam-Former for Medical Ultrasound Scanner Performed by : Alaa Mozlbat, Hanna Abo Hanna. Instructor : Evgeniy Kuksin.

1 First large DEPFET pixel modules for the Belle II Pixel Detector Felix Müller Max-Planck-Institut für Physik DPG-Frühjahrstagung der Teilchenphysik,

1 Run on 25. October. 2 Full-size DCD Price: at least 32 k€ Return: April 201  Less test possibilities Full-size chip Wire-bondable DCD Price: 6.75 k€

ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.

Ivan Perić University of Heidelberg Germany

M. Manghisoni, L. Ratti, V. Re, V. Speziali, G. Traversi

DCD – Measurements and Plans

Analog Readout Chips – the Status

XILINX FPGAs Xilinx lunched first commercial FPGA XC2000 in 1985

EMC problems of DSOI device and circuits

PRESS RELEASE Rugged, Reliable 600V IC for General Purpose Automotive Drive Applications DATA SHEET The AUIRS2301S is a rugged, general purpose driver.

Combinational Circuit Design

Testing in the Fourth Dimension

OmegaPix 3D IC prototype for the ATLAS upgrade SLHC pixel project 3D Meeting 19th March, 2010 A. Lounis, C. de La Taille, N. Seguin-Moreau, G.

Logic Gates and Memory.

Arithmatic Logic Unit (ALU). ALU Input Data :  A0-A3  B0-B3 Output Data :  F0 – F3.

Presentation transcript:

Ivan Peric, DEPFET Workshop SWITCHER 4 Ivan Peric, Peter Fischer University Heidelberg

Ivan Peric, DEPFET Workshop Introduction Vertical DMOS structure Comparison of SWITCHER types Simulation results

Ivan Peric, DEPFET Workshop D G SB p- sub p- n- n+p+ D G S DNMOS (standard)

Ivan Peric, DEPFET Workshop D G SB p- sub p- n- n+p+ D G S DNMOS (standard) – gate voltage 3.5V

Ivan Peric, DEPFET Workshop D G SB p- sub p- n- n+p+ D G S DNMOS (standard) – drain voltage 50V 3.5V

Ivan Peric, DEPFET Workshop D G SB p- sub p- n- n+p+ D G S DNMOS (standard) - irradiation Leakage

Ivan Peric, DEPFET Workshop D G SB p- sub p- n- n+p+ D G S DNMOS (annular)

Ivan Peric, DEPFET Workshop D G SB p- sub p- n- n+p+ D G S DNMOS (annular)

Ivan Peric, DEPFET Workshop D G SB p- sub p- n- n+p+ D G S DNMOS (annular) – radiation tolerance No leakage

Ivan Peric, DEPFET Workshop D G SB p- sub p- n- n+p+ D G S DNMOS (annular) Too close ?

Ivan Peric, DEPFET Workshop Cylindrical geometry Radial geometry Charge density r x

Ivan Peric, DEPFET Workshop D G SB p- sub p- n- n+p+ D DNMOS (annular) S Too close

Ivan Peric, DEPFET Workshop D G SB p- sub p- n- n+p+ D G S DNMOS (annular)

Ivan Peric, DEPFET Workshop 20V maximal voltage Floating logic Two outputs/channel  Rad soft  Relative slow SWITCHER 2

Ivan Peric, DEPFET Workshop 600/ /  Small current to hold source voltages R to prevent transient voltage stress * * * For low-voltage operation Vdd  [2Vmax, Vmax] Various supplies  10.5V maximal voltage Floating logic (possible) Two outputs/channel (possible) Rad hard Fast  0,3,6,9V supply/output SWITCHER 3

Ivan Peric, DEPFET Workshop 50V maximal voltage Floating logic Two outputs/channel Rad hard Relative fast  0,3,17,20V supply/channel – 3 and 17 generated intenally Break before make SWITCHER 4

Ivan Peric, DEPFET Workshop logic out SWITCHER 4 20V 17V 3V 0V in

Ivan Peric, DEPFET Workshop SIMULATION

Ivan Peric, DEPFET Workshop SWITCHER channels - Clear and gate output - Pin compatible with switcher 2 - LVDS inputs - Shift register - Voltage regulators

Ivan Peric, DEPFET Workshop Regulator

Ivan Peric, DEPFET Workshop Regulator