June 2004 Craig Ogilvie 1 Strip Pilot  Communication link between ladder and counting house  Three optical fibers –Send serialized data –Receive control.

Slides:



Advertisements
Similar presentations
Hybrid pixel: pilot and bus K. Tanida (RIKEN) 06/09/03 Si upgrade workshop Outline Overview on ALICE pilot and bus Requirements Pilot options Bus options.
Advertisements

1 Calorimeter Trigger to L1-Board data transmission Umberto Marconi INFN Bologna.
Token Bit Manager for the CMS Pixel Readout
6/8/03J. Lajoie - PHENIX Silicon Workshop1 Pixel Ladder, PILOT Issues Physical structure of first pixel layer –FPGA-based PILOT chip readout Show some.
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
PHENIX Vertex Tracker Atsushi Taketani for PHENIX collaboration RIKEN Nishina Center RIKEN Brookhaven Research Center 1.Over view of Vertex detector 2.Physics.
Ionization Profile Monitor Front End (IFE) System Presenter: Kwame Bowie PPD/EED Phone: (630)
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
GEM Design Plans Jason Gilmore TAMU Workshop 1 Oct
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
Digital CFEB Prototype Plans 1 B. Bylsma, CSC Upgrade Workshop, Ohio State Univ., April 23-24, 2010 Ben Bylsma The Ohio State University.
1 States report for readout system 1.PHENIX readout system overview 2.High speed data link 3.Digital pilot ASIC 4.Schedule Hiroyuki
FF-LYNX R. Castaldi, G. Magazzù, P. G. Verdini INFN – Sezione di Pisa G. Bianchi, L. Fanucci, S. Saponara, C. Tongiani Dipartimento di Ingegneria della.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Readout of DC coupled double sided sensors with CBMXYTER: Some first thoughts Peter Fischer, Heidelberg University.
1 L0 Calorimeter Trigger LHCb Bologna CSN1 Assisi, 22/9/04 U. Marconi INFN Sezione di Bologna.
SODA: Synchronization Of Data Acquisition I.Konorov  Requirements  Architecture  System components  Performance  Conclusions and outlook PANDA FE-DAQ.
PHENIX Silicon Pixel Detector Construction, Operation, and the first Results Atsushi Taketani RIKEN Nishina center RIKEN Brookhaven Research Center Outline.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
SBS meeting VETROC application for Cerenkov triggering Alexandre Camsonne March 18 th 2015.
Understanding Data Acquisition System for N- XYTER.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
Pixel hybrid status & issues Outline Pixel hybrid overview ALICE1 readout chip Readout options at PHENIX Other issues Plans and activities K. Tanida (RIKEN)
Frontend of PHENIX Si pixel K. Tanida (RIKEN) FEM/DAQ meeting for PHENIX upgrade (10/24/02) Outline Overview of PHENIX Si pixel detector ALICE1 chip readout.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
LHCb-week June 2005 OT 1 Dirk Wiedner 1 MHz Readout and Zero Suppression for the Outer Tracker Dirk Wiedner, Physikalisches Institut der Universität Heidelberg.
FF-LYNX (*): Fast and Flexible protocols and interfaces for data transmission and distribution of clock, trigger and control signals (*) project funded.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
C ONSEQUENCES OF 1MH Z, 20 US TRIGGER ON PIXEL DETECTOR Jorgen Christiansen CERN/PH-ESE 1.
Muon Port Card, Optical Link, Muon Sorter Upgrade Status M.Matveev Rice University December 17, 2009.
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Optical Readout and Control Interface for the BTeV Pixel Vertex Detector Optical interface for the PCI board –1.06 Gbps optical link receiver –Protocol.
Swadhin Taneja Stony Brook University On behalf of Vertex detector team at PHENIX Collaboration 112/2/2015S. Taneja -- DNP Conference, Santa Fe Nov 1-6.
Vertex Detector Options and R&D Requirements Upgrade DC Meeting December 11, 2002 Yuji Goto (RIKEN/RBRC) for the Silicon USG.
December 14, 2006Anuj K. Purwar1 Design proposal for Read Out Card (ROC) Anuj K. Purwar December 14, 2006 Nevis Meeting.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Aug 2003 Craig Ogilvie 1 Landscape/Goals for R&D  Goal: Barrel+structure ready Summer/Fall 06 (run07)  Goal: Endcaps ready Summer/Fall 07 (run08)  RIKEN.
FVTX Electronics (WBS 1.5.2, 1.5.3) Sergey Butsyk University of New Mexico Sergey Butsyk DOE FVTX review
Progress report of new PHENIX pilot chip Hiroyuki Kano (RIKEN) 1. Overview 2. Digital pilot ASIC and test board 3. Functionalities and test result 4. GOL.
Jun 2003 Craig Ogilvie 1 Landscape/Goals for R&D  Goal: Barrel+structure ready Summer/Fall 06 (run07)  Goal: Endcaps ready Summer/Fall 07 (run08)  RIKEN.
PHENIX BNL 6/3/2005 Walter Sondheim, Jan Boissevain, Dave Lee PHENIX UPGRADES: SVTX + SI ENDCAPS.
Pixel Atsushi Taketani RIKEN RIKEN Brookhaven Research Center 1.Overview of Pixel subsystem 2.Test beam 3.Each Components 4.Schedule 5.Summary.
Optical Readout Interface (ORI)
Status of Stripixel Sensor + SVX4 Test Junji Tojo RIKEN VTX Meeting June 1 st, 2004.
Dirk Wiedner 16 th February OT/ITCALO MUON RICH1/TT RICH2 +TFC system.
Radiation 4-5 December 2005 AB/BDI/BL.
Rene BellwiedSTAR Tracking Upgrade Meeting, Boston, 07/10/06 1 ALICE Silicon Pixel Detector (SPD) Rene Bellwied, Wayne State University Layout, Mechanics.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,
Mu3e Data Acquisition Ideas Dirk Wiedner July /5/20121Dirk Wiedner Mu3e meeting Zurich.
The trigger-less readout for the Mu3e experiment Dirk Wiedner On behalf of the Mu3e collaboration 31 March 20161Dirk Wiedner.
1 Roger Rusack The University of Minnesota. Projects  Past Projects  11,000 channels of 0.8 Gbs for the CMS crystal calorimeter readout.  1,500 channels.
LHCb Outer Tracker Electronics 40MHz Upgrade
Update on CSC Endcap Muon Port Card
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
CMS SLHC Calorimeter Trigger Upgrade,
NSW Electronics workshop, November 2013
Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan
VELO readout On detector electronics Off detector electronics to DAQ
Status of the Detector Dependent Unit 2 channel prototype
DCM II DCM function DCM II design ( conceptual ?)
The CMS Tracking Readout and Front End Driver Testing
New DCM, FEMDCM DCM jobs DCM upgrade path
Overview of the new CMS ECAL electronics
SVT detector electronics
DATA COLLECTION MODULE II (DCM II) Stratix III
Multi Chip Module (MCM) The ALICE Silicon Pixel Detector (SPD)
Fiber Optic Transciever Buffer
Presentation transcript:

June 2004 Craig Ogilvie 1 Strip Pilot  Communication link between ladder and counting house  Three optical fibers –Send serialized data –Receive control data –Receive beam clock  Try to put no brains on the board  Goal –Board to be used for barrel outer layers and endcap –If possible, use board design at both IR and counting house Serializer De-serializer Data out Control 16 bit Control/clock bus Data from bus clock

June 2004 Craig Ogilvie 2 Strip Requirements (TVC March 04)  Two readout cards (ROC) per sensor –Each ROC has 6 SVX4 + FPGA / ASIC –8 ROCs per ladder –48 svx4 per ladder  Volume per SVX4 –Each hit = 16 bit word –1 header –Total words/svx4 = 1+(num hits) = 1+(occ*128)  Volume per ladder –Total words/ladder = 48+(occ*6144)  Time = (48+(occ*6144))/40 MHz –< 40 microsec if occ < 25%  Serialize each 16 bit word at 40 MHz

June 2004 Craig Ogilvie 3 Deserialize  Control bus on ladder is 15 bits wide –Serialize control bits  Use “same” board in counting house –Clock fiber different Serializer De-serializer Data out Control/clock in 16 bit Control/clock bus Data from bus Serializer De-serializer 16 bit Serializer De-serializer 16 bit IR Counting house

June 2004 Craig Ogilvie 4 Options for Serializer/Deserializer  GOL –Only serializes  TLK1501 (Texas Instrument) –Serializes/deserializes 30-60MHz »1.2Gbps –TLK MHz => 2.5 Gbps –8bit /10 bit coding –Radiation tolerance?  OASE (Heidelberg/Mannheim) –Serializes/deserializes 250MHz »2.5Gbps –On-chip laser diode (VCSEL) –Not yet available

June 2004 Craig Ogilvie 5 Endcap Requirements  Each endcap has 4 z-stations and 24 sectors/station –96 pilot cards or output fibers –~6k channels / fiber  PHX hit, minimum of 16 bits  Total words / fiber = (num hits) = occ*6k  Timing for LVL1, data off detector in ~0.5 microsec  Try tlk2501 at max 125 MHz  Time = (occ*6k)/125 MHz –< 0.5 microsec if occ < 1%

June 2004 Craig Ogilvie 6 Next Steps  Iterate with Vince, Chi, John H. on requirements, skeleton of design –Work closely with ORNL  Buy TLK1501/TLK2501 samples ($16 / piece) –Test on bench »Serialize/deserialize loop –Test in radiation environment »IR, elsewhere?  Optical components –Depends on location in IR –If on ladder, CMS optical package used by pixel »ST Microelectronics –If on nosecone, many options