G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.

Slides:



Advertisements
Similar presentations
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
Advertisements

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Introduction to Analog-to-Digital Converters
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
High Speed, high common mode immunity communication interface Team May12-05 Chendong Yang Mengfei Xu Advisor: Nathan Neihart Client: RBC Medical Development.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
R. Kass US LC Conference 1 Design and Fabrication of a Radiation-Hard 500-MHz Digitizer Using Deep Submicron Technology R. Kass The Ohio State University.
QIE10 Issues Tom Zimmerman Fermilab Oct. 28,
First results from PADI-2 Mircea Ciobanu CBM Collaboration Meeting March 10 –13, 2009 GSI-Darmstadt FEE1.
25th June, 2003CMS Ecal MGPA first results1 MGPA first results testing begun 29 th May on bare die (packaging still underway) two chips looked at so far.
Malte Hildebrandt, PSIMEG - Review Meeting / 1   e  Drift Chambers Charge Division Test Chamber Testsetup for Cosmics Chamber Construction.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
ASIC Activities for the PANDA GSI Peter Wieczorek.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
1 Quarterly Technical Report II for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
Mid-Term Presentation February 28, Team Members Charlie Mraz EE Team Leader Analog Design PCB Layout Allen Joiner EE Power Supply Purchasing/Finance.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
Mitglied der Helmholtz-Gemeinschaft Hardware characterization of ADC based DAQ-System for PANDA STT A. Erven, L. Jokhovets, P.Kulessa, H.Ohm,
25 juin 2010DPallin sLHC_Tile meeting1 Tilecal VFE developments at Clermont-Ferrand June 2010 Status G Bohner, J Lecoq, X Soumpholphakdy F Vazeille, D.
Design of the 64-channel ASIC: update DEI - Politecnico di Bari and INFN - Sezione di Bari Meeting INSIDE, December 18, 2014, Roma Outline  Proposed solution.
A. Calcaterra, R. de Sangro, G. Felici, G. Finocchiaro, P. Patteri, M. Piccolo INFN LNF XIV SuperB General Meeting DCH-I parallel session LNF, 27 September.
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
A. Calcaterra, R. de Sangro, G. Felici, G. Finocchiaro, P. Patteri, M. Piccolo INFN LNF XIII SuperB General Meeting DCH-I parallel session Elba, 30 May.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
PADME Front-End Electronics
DAQ ACQUISITION FOR THE dE/dX DETECTOR
L. Benussi On Behalf of LNF crew
CLUster TIMing Electronics Part II
Hongda Xu1, Yongda Cai1, Ling Du1, Datao Gong2, and Yun Chiu1
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
CTA-LST meeting February 2015
High speed pipelined ADC + Multiplexer for CALICE
CluTim Algorithm for Drift Chambers Readout Electronics
High speed 12 bits Pipelined ADC proposal for the Ecal
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
R&D activity dedicated to the VFE of the Si-W Ecal
KRB proposal (Read Board of Kyiv group)
DCH FEE 28 chs DCH prototype FEE &
Hugo França-Santos - CERN
A Readout Electronics System for GEM Detectors
Tassielli G.F. INFN Lecce & Università del Salento
Update on Cluster Counting Technique
Calorimeter Upgrade Meeting
1 Gbit/s Serial Link 1 Gbit/s Data Link Using Multi Level Signalling
Status of n-XYTER read-out chain at GSI
Alberto A. Colavita, INFN, TS
Perugia – IX SuperB General Meeting G. Finocchiaro INFN-LNF
Turning photons into bits in the cold
PID meeting Mechanical implementation Electronics architecture
Presented by T. Suomijärvi
Presentation transcript:

G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop XI - LNF INFN – Lecce Dept. of Physics University of Salento Dept. of Innovation Enginnering, University of Salento

G.F. Tassielli - SuperB Workshop XI LNF2/11 02/12/2009 In order to instrument a full scale Drift Chamber a special readout electronics is needed; A CMOS VLSI chip for Cluster Counting readout goals: fast (sampling rate ≥ 1Gsa/s, bandwidth > 500 MHz); compact; low cost in power and in money. Overall architecture: 2 nd version LVDS pads designed in 0.13 µm CMOS technology; 1-2V and ~ 100 mW; Transimpedance preamplifier 26dB, 700 MHz; fast ADC 6 1Gs/s; Design and simulation using CADENCE For the second chip version layout and MOS technology studied

G.F. Tassielli - SuperB Workshop XI LNF3/11 02/12/2009 A CMOS VLSI chip for Cluster Counting readout Preliminary Result from the 2 st chip version ~20 chips delivered by the foundry at the end of September (9 of them are encapsulated) The test started after the first two week of October when the testing PCB board was completely assembled Board designed on 4 layers; the distances between the layers chosen to have the right impedance matching; SMD components only; designed and test with eagle professional; Test Signal In Differential Out from the amplifier Digital lines out External Clock

G.F. Tassielli - SuperB Workshop XI LNF4/11 02/12/2009 A CMOS VLSI chip for Cluster Counting readout Preliminary Result from the 2 st chip version Before to continue: All the measure that we are showing are very preliminary and not completed. We apologize but we did not have enough luck so far: the probe of the Logic State Analyzer had a fake channel, so we have spent time to find the problem and to find a temporary solution. Now the probe is under repair; during the test, in the first half of November, the oscilloscope probe crashed. Now it is under repair. Due to these problems we had less that 1 month to test the chip and the PCB board and we had not the possibility to conclude systematic cycles of measurements.

G.F. Tassielli - SuperB Workshop XI LNF5/11 02/12/2009 Nominal DC-gain=26dB Worst case DC-gain=25.51dB Nominal f-3dB=720MHz Worst case f-3dB=490MHz DC-gain of 21.7dB BW-3dB of 800MHz peak of gain of 27dB at 420MHz Preamplifier performance ParameterValue Input impedance 50 Ω No. of stages 2 1st stage gain 16 dB 2nd stage gain 10 dB Overall DC-gain amplifier dB Nominal -3dB Bandwidth amplifier 735MHz Current consumption mA Noise 81 μVrms A CMOS VLSI chip for Cluster Counting readout Simulations Preliminary results The transfer function is not very accurate, it has been obtained by measuring with the oscilloscope the value peak- to-peak of the output amplifier when the sinusoidal signal input is 20mV peak to peak as a function of the frequency. Noise of Preamplifier + test board mVrms

G.F. Tassielli - SuperB Workshop XI LNF6/11 02/12/2009 ADC performance A CMOS VLSI chip for Cluster Counting readout Reconstructed waveform (20 1GS/s The ADC lives! During these preliminary test we can reconstruct a digitized pattern but we cannot characterize and measure its performances. INPUT FREQUENCY [MHz] SNR [dB] SNDR [dB] SNRSignal-to-Noise Ratio SNDRSignal to Noise-plus-Distortion Ratio The Chip is fed at 1.2V, the LVDS pads are fed at 3.3 V. The whole of PCB board an the chip consumes 320mA.

G.F. Tassielli - SuperB Workshop XI LNF7/11 02/12/2009 ENOB=5.57bits 80MHz input sine Quantization noise A CMOS VLSI chip for Cluster Counting readout ADC performance ParameterValues Resolution 6 bits Sample rate 1 Gs/s Clock Frequency 1 GHz ENOB 5.57 bits Full scale 366 mV LSB 6 mV Current consumption 29mA Quantization noise 1.73 mV rms Input referred quantization noise 86.5 µV rms Simulations Preliminary results 100MHz input sine distortions The distortions are a chip problem or are introduced by the test setup? 400MHz input sine

G.F. Tassielli - SuperB Workshop XI LNF8/11 02/12/2009 A CMOS VLSI chip for Cluster Counting readout ADC performance The following problem was found. Starting up the ADC clock (internal/external) the signal out of the preamplifier results distorted. Signal out of the preamplifier without clock. 4GS/s Switching on the ADC clock external clock at: 100 MHz 1 GHz

G.F. Tassielli - SuperB Workshop XI LNF9/11 02/12/2009 A CMOS VLSI chip for Cluster Counting readout ADC performance The following problem was found. Starting up the ADC clock (internal/external) the signal out of the preamplifier results distorted. Signal out of the preamplifier without clock. 4GS/s Switching on the ADC clock internal clock at: 200 MHz 1 GHz

G.F. Tassielli - SuperB Workshop XI LNF10/11 02/12/2009 A CMOS VLSI chip for Cluster Counting readout ADC performance CLK MSB LSB bits Due to the distortions the less significant bits are randomized It is not easy to recognize a regular path.

G.F. Tassielli - SuperB Workshop XI LNF11/11 02/12/2009 Conclusions and future planes We think that the distortion introduced by switching on the clock are mostly due to some impedance mismatches, ringing and cross talk on the PCB; we are investigate the PCB, probably we have to redesign and rebuild it. We want to finish this stage before the end of January; restart the systematic test of the chip during January (if the probes will come back); try the chip on a drift tube and compare it with an high resolution oscilloscope, during February; we are investigating if we can use a general purpose acquisition board, made by Fermilab, to interface the PCB test board with it. In this manner it should be possible to instrument a few drift chamber prototype channels with the chip. We hope that we will able to do the first tests on January; It is reasonable that a usable system will be ready for the end of February-the start of March.

G.F. Tassielli - SuperB Workshop XI LNF12/11 02/12/2009 Backup Logic scheme of a simple counting-timing algorithm that should be possible to implement in a FPGA