박 유 진.  Short RF Range(~10m)  Reduce range by obstruction  Low data rate(1Mbps)  Normal Audio data rate : 1.5 Mbps  CD Quality Audio data rate :

Slides:



Advertisements
Similar presentations
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
Advertisements

INPUT-OUTPUT ORGANIZATION
MC68HC11 System Overview. System block diagram (A8 version)
LOGO Lab Supervisor – Dr. WH Lau EE3271 Design Laboratory.
Arctic IEC-104 Gateway Jari Lahti, CTO.
By: Russ Butler ECE4220 Spring 2012 Dr. DeSouza May 2, 2012.
Universal Serial Bus Grant Heileman. The History of USB In 1994 a collaborative effort to design a standard for peripheral devices was made between Compaq,
SPI Serial Peripheral Interface. SPI Serial Peripheral Interface is communication between two devices, one bit at a time sequential one bit at time over.
Travis Reed Todd Hummel Kwan-Truc. Concept USB 1.1 SPI b.
ECEN 4610 Spring 2006 Hands-Free Low-Profile Wireless Radio Preliminary Design Review Handmade by Robots Team members Derek Lindberg Sean McDevitt Nick.
HT46 A/D Type MCU Series Data Memory (Byte) Program Memory HT46R22 (OTP) HT46C22 (Mask) 2Kx Kx16 4Kx HT46R23 (OTP) HT46C23 (Mask) HT46R24.
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
1 ECE 263 Embedded System Design Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System.
Configuration. Mirjana Stojanovic Process of loading bitstream of a design into the configuration memory. Bitstream is the transmission.
Input/Output and Communication
USB: UNIVERSAL SERIAL BUS Joe Kaewbaidhoon Alex Motalleb Vishal Joshi Prepared for EECS 373 University of Michigan, Ann Arbor 1.
INPUT-OUTPUT ORGANIZATION
Embedded Systems Design
Serial Peripheral Interface Module MTT M SERIAL PERIPHERAL INTERFACE (SPI)
The University of New Hampshire InterOperability Laboratory Serial ATA (SATA) Protocol Chapter 10 – Transport Layer.
Distributed systems – Part 2  Bluetooth – 2 nd set of slides Anila Mjeda.
Computer Organization CSC 405 Bus Structure. System Bus Functions and Features A bus is a common pathway across which data can travel within a computer.
Introduction to Data communication
Input/Output mechanisms
Microprocessor-based Systems
1 SERIAL PORT INTERFACE FOR MICROCONTROLLER EMBEDDED INTO INTEGRATED POWER METER Mr. Borisav Jovanović, Prof.dr Predrag Petković, Prof.dr. Milunka Damnjanović,
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
Bluetooth Techniques ECE 591. Overview  Universal short-range wireless capability  Uses 2.4-GHz band  Available globally for unlicensed users  Devices.
Universal Asynchronous Receiver/Transmitter (UART)
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
Input/Output 2 What is I/O? How we get the CPU to communicate with devices From the computer’s point of view, it’s just 1’s and 0’s Gets interpreted.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
Atmel Atmega128 Overview ALU Particulars RISC Architecture 133, Mostly single cycle instructions 2 Address instructions (opcode, Rs, Rd, offset) 32x8 Register.
 “Zigbee is a suite of high level communication protocols using small, low power digital radios based on an IEEE 802 standard.”  Basically- short-range.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
EA PROJETO EM ELETRÔNICA APLICADA Bruno Mourão Siqueira.
3.2 Software Fundamentals. A protocol is a formal description of digital message formats and the rules for exchanging those messages in or between computing.
7 - 1 Texas Instruments Incorporated Module 7 : Serial Peripheral Interface C28x 32-Bit-Digital Signal Controller TMS320F2812.
GBT SCA overview Slide 1-5 Work status Slide 6-10 Shuaib Ahmad Khan.
Bluetooth In 1994, the L. M. Ericsson company became interested in connecting its mobile phones to other devices without cables. A SIG (Special Interest.
FUNDAMENTALS OF NETWORKING
Features of the PIC18 microcontroller - 8-bit CPU - 2 MB program memory space (internal 32KB to 128KB) bytes to 1KB of data EEPROM - Up to 4096 bytes.
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
Communicating. The ATmega16 communicates through one of the following ways: Serial Peripheral Interface (SPI) Universal Synchronous and Asynchronous serial.
Preliminary Design Review By: Alireza Veiseh Anh-Thu Thai Luai Abou-Emara Peter Tsang.
TCP/IP1 Address Resolution Protocol Internet uses IP address to recognize a computer. But IP address needs to be translated to physical address (NIC).
The World Leader in High Performance Signal Processing Solutions SD/SDIO Introduction Cliff Cai.
Product Overview 박 유 진박 유 진.  Nordic Semiconductor ASA(Norway 1983)  Ultra Low Power Wireless Communication System Solution  Short Range Radio Communication(20.
Development of a Bluetooth based web camera module.
8251 USART.
Status and Plans for Xilinx Development
Final Design Review By: Alireza Veiseh Anh-Thu Thai Luai Abou-Emara Peter Tsang.
박 유 진.  2.4-GHz IEEE Compliant RF Transceiver  Excellent Receiver Sensitivity ( -97dBm) and Robustness to Interference  6-mm × 6-mm QFN40.
USING TV REMOTE AS A CORDLESS MOUSE FOR THE COMPUTER
CORDLESS MOUSE FEATURES BY TV REMOTE USING PIC MICROCONTROLLER
Serial mode of data transfer
Programmable Logic Controllers: I/O
Input/Output and Communication
E3165 DIGITAL ELECTRONIC SYSTEM
I2C PROTOCOL SPECIFICATION
Internet-of-Things (IoT)
Asynchronous Serial Communications
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Serial Communication Interface: Using 8251
Serial Communication Interface
Programmable Data Communication Blocks
AVR – ATmega103(ATMEL) Architecture & Summary
Presentation transcript:

박 유 진

 Short RF Range(~10m)  Reduce range by obstruction  Low data rate(1Mbps)  Normal Audio data rate : 1.5 Mbps  CD Quality Audio data rate : 2.0 Mbps 2

 Features  Reference Data  Fundamental Operation  Data Flow and Organization  Mode and Interface  Audio Transmitter(ATX)  Audio Receiver(ARX)  Common Block ATX and ARX  Operation Overview  Register Map  QoS(Quality of Service) Engine  Register update 3

 Low cost 0.18u CMOS, 36pin 6 x 6mm QFN Package, single chip RF Transceiver  4Mbps RF link  48ksps sample rate/16,24bit  Programmable latency  QoS engine for audio streaming  S/PDIF interface for PC Soundcard & surround receivers  I2S interface for glue-less audio support  SPI / 2wire interface 4

 On chip audio compression(24bit to 16bit)  On chip voltage regulator  Uses global 2.4GHz band  Application  CD quality headset  Speakers  Surround Speakers  Microphone  Etc… 5

ParameterValueUnit Minimum supply voltage2.0V Temperature range-20 to +80°C Peak supply current in transmit -5dBm output power 15mA Peak supply current in receive mode32mA Supply current in power down mode5mA Maximum transmit output power0dBm Audio sample rate8 to 48kSPS Audio resolution16Bit Receiver sensitivity-80dBm 6

 Two mode Operation  ATX(audio transmitter) mode  ARX(audio receiver) mode  Two data Channel  Audio Channel(audio Packet Transmission)  Control Channel(ACK Packet Transmission) 7

 nRF24Z1 data streaming principle 8

9

 Data Packet(ATX)  16 stereo samples(SS).  Preamble, recipient address, Packet id, compression information, CRC  Control & register data (external devices connected to receiver can be controlled by input to the ATX)  ACK Packet(RTX)  Acknowledge information  Requesting retransmission packets  Control and status information 10

11

12

 I2S(Inter-IC Sound) audio input  Consist of pins CLK, DATA and WS  Sample rates : 8, , 12, 16, 22.05, 24, 32, 44.1, 48 kSPS  16 / 24 bit format  S/PDIF(Sony/Philips Digital Interconnect Format) audio input  Input on pin SPDIO  Sample rates : 32, 44.1, 48kSPS  16 / 20 / 24 bit format -> 16 bit compression  IEC958 type2,3 13

 Slave interface  MCU connected to Slave interface  SPI(SSEL =0), 2-wire(SSEL =1)  Master interface  EEPROM or FLASH memory connected to master interface  Support SPI or 2-wire  If a memory is present, device read configuration data from the memory 14

 Direct data input pin  Digital input(GPIO) DD[1:0]  If SSEL = 1(2-wire) DD[2:0]  Interrupt output  IRQ based interrupt(i.e. no audio input detected, loss of RF communication etc.) 15

 GPIO interface( No MCU) 16

 Slave interface(Use MCU) 17

 I2S audio output  8,11.025, 12, 16, 22.05, 24, 32, 44.1, 48 kSPS  16 bit format  S/PDIF audio output  32, 44.1, 48 kSPS  16/24 bit format 18

 Slave interface  MCU connected to Slave interface  SPI(SSEL =0), 2-wire(SSEL =1)  Master interface  EEPROM or FLASH memory connected to master interface  Support SPI or 2-wire  If a memory is present, device read configuration data from the memory  After link established, audio transmitter can control Master interface(SPI) 19

 Parallel port  Alternatively to the serial slave interfaces  4 input port DI[3:0]  4 output port DO[3:0]  provide a PWM signal(DO[3:0]) 20

 XTAL Oscillator(16MHz)  Radio Transceiver  high speed streaming(4Mbps) transceiver interface  2.4GHz ShockBurst™ Transceiver  QoS(Quality of Service) engine control output power  Power supply regulator  Audio compression / decompression  24bit sample to be compressed to a 16bit format  Removing the LSB in the sample 21

 Power on – reset  If external memory is present, configuration data is loaded from external memory(API / 2 wire)  If no external memory is present, external MCU must configure nRF24Z1 through the slave SPI or 2-wire serial interface 22

 Link locate state  Initialization or ATX and ARX link Broken  ATX sending short search packet on all channel until an acknowledge signal received from ARX  ARX listening for incoming search packet on all channel 23

 Synchronization state  If RF link established between ATX and ARX, synchronize the frequency hopping engine on ATX and ARX(hopping sequence)  Idle state  If RF link established and synchronized, nRF24Z1 enter idle state 24

 I2S interface  Left justified  I2S  Right justified  S/PDIF interface  Linear PCM Audio as described in IEC (2 channel Stereo)  Non-Linear PCM Audio as described in IEC and IEC (Surround Channel Stereo) 25

26

27

 Register map in external EEPROM  Minimum EEPROM size : 128 bytes  Must be put in EEPROM byte n+3 28

 Ensure robust communication in an audio streaming application  RF protocol features  Data Frame consist of RF address, payload, CRC  Packet loss or received with error, retransmitted from ATX in the next frame  Use Adaptive Frequency Hopping Algorithm  Management RF link  Monitoring RF link constantly  If lost link, run a link initialization or reconnect 29

 Part of QoS engine functionality  Frequency Hopping table 30

 Link Quality monitoring 31

 Latency  Output power 32

 Deliver interrupt to any external system connected to pin IRQ  INTSTA : interrupt flag Register  INTCF : interrupt configure Register  Available interupt  Link Broken  Poor link  Link error  Remote transfer done  GPIO change  Wakeup from power down 33

34

 ATX MCU can update audio receiver control register via the control channel  TXCSTATE : Send ATX register to ARX via control channel  LNKCSTATE : Send LINK control register to ARX via control channel  RXCSTATE : Send ARX status register to ARX via control channel  RXEXEC : Sent RXBUF to ARX via serial interface  After transfer done, remote transfer done interrupt flag will be set. 35

36