Within ATLAS both TILECal and LAr are planning upgrades to the readout systems - current systems will reach limits on radiation exposure aging of components.

Slides:



Advertisements
Similar presentations
Introduction This project used cosmic rays to test a prototype Minimum Bias Trigger Scintillator (MBTS) that will be used in the ATLAS experiment at CERN.
Advertisements

LHCb Upgrade Overview ALICE, ATLAS, CMS & LHCb joint workshop on DAQ Château de Bossey 13 March 2013 Beat Jost / Cern.
TileCal Electronics A Status Report J. Pilcher 17-Sept-1998.
D EVELOPMENT & T ESTING : ADC BOARD FOR THE P ROMETEO T EST - BENCH MATTHEW SPOOR University of the Witwatersrand HEPP 2015.
Scintillation counter installation on EBC cryostat scintillators gap scintillators location of MBTS scintillators MBTS counters will be plugged into fiber.
CMS/CERN. Nov, 2001HCAL TriDAS1 HCAL Fiber Link Issues Use of CMS Tracker Fiber Links Drew Baden University of Maryland John Elias Fermilab.
S. Silverstein For ATLAS TDAQ Level-1 Trigger updates for Phase 1.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
A Possible  13 Electronics Architecture A Strawman Proposal Kelby Anderson for Jim Pilcher 30-Apr-2004.
Ionization Profile Monitor Front End (IFE) System Presenter: Kwame Bowie PPD/EED Phone: (630)
PCIe based readout U. Marconi, INFN Bologna CERN, May 2013.
POSTER TEMPLATES BY: The ATLAS Tile Calorimeter (TileCal) at the LHC is used to measure the hadrons produced with polar angles.
Ivan Pogrebnyak Supervisors: Paramonov, Drake, Proudfoot ATLAS, MSU, Argonne Tile week upgrade session June 10, 2015 TileCal requirements for ELMB upgrade.
Upgrade developments in Clermont-Ferrand Romeo Bonnefoy and François Vazeille Tilecal upgrade meeting (CERN, 13 June 2014) ● Handling tools ● Deported.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
Anatoli Konoplyannikov Design and integration of HV, LED monitoring and calibration system for HCAL Overview of the subsystems design High voltage.
A. Sukhanov, BNL1 NCC Electronics Readout of pad structured sensors ● High dynamic range ● Summing signals from 6 detectors on one preamp ● NCC should.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
L.ROYER – TWEPP Lisbon – Sept-Oct A Dedicated Front-End ASIC for the ATLAS TileCal Upgrade L.Royer, S.Manen, N.Pillet, H.Chanal, R.Vandaële,
GlueX electronics Collaboration Meeting December, 2003 Paul Smith.
Adders in drawer Test of TileCal Level 1 Interface drawer patch panel trigger cable ca 70 m receiver pre-processor TileCal patch panel RP patch panel TileCal.
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
B. Hall 17 Aug 2000BTeV Front End Readout & LinksPage 1 BTeV Front End Readout & Links.
STGC Front end boards sTGC Front end boards NSW Electronics workshop November 2013 L. Levinson Weizmann Institute NSW Electronics workshop, November 20131L.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
US TileCal Meeting at UTA Possible Electronics Evolution J. Pilcher University of Chicago.
FPGAs in ATLAS Front-End Electronics Henrik Åkerstedt, Steffen Muschter and Christian Bohm Stockholm University.
CMS Upgrade Workshop – Nov 20, H C A L Upgrade Workshop CMS HCAL Working Group FE Electronics: New GOL Nov 20, 2007 HCAL personnel interested in.
Calorimeter Digitisation Prototype (Material from A Straessner, C Bohm et al) L1Calo Collaboration Meeting Cambridge 23-Mar-2011 Norman Gee.
9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.
Plans and Progress on the FPGA+ADC Card Pack Chris Tully Princeton University Upgrade Workshop, Fermilab October 28, 2009.
Slides for Opto-Working Group on COTS and PIC Microcontroller D. Underwood Sept 12, 2012.
Back End FPGA Front End FPGA HV control & monitoring DACs and ADCs DCS server 6 * (pmt, 3in1, ADC) Trigger, DAQ Arrow thickness indicates bandwidth HV.
Standard electronics for CLIC module. Sébastien Vilalte CTC
Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.
DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
1 Roger Rusack The University of Minnesota. Projects  Past Projects  11,000 channels of 0.8 Gbs for the CMS crystal calorimeter readout.  1,500 channels.
Specifications Asic description Constraints Interface with PDM board Planning Summary.
On detector electronics: High voltage part Tilecal session in ATLAS upgrade week (Tuesday 10 November 2009) François Vazeille  What are the constraints.
Status of hardware activity in CNS Taku Gunji Center for Nuclear Study University of Tokyo 1.
 13 Readout Electronics A First Look 28-Jan-2004.
Discussion on the integrator specifications with comparison of the 3 options Debriefing meeting at LPC, 28 April 2016 François Vazeille  Summary of the.
Organization for Micro-Electronics desiGn and Applications HGCAL Front-End Electronics Christophe de LA TAILLE, Marcello MANNELLI sept 2015.
LHCb Outer Tracker Electronics 40MHz Upgrade
D. Breton, S. Simion February 2012
Analog FE circuitry simulation
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
KRB proposal (Read Board of Kyiv group)
Tile Upgrade Workshop (CERN- February and 9)
TileCal upgrade EVO meeting Demonstrator tesks
Mini-drawers, FE-ASIC , Integrator
LATOME LAPP Nicolas Dumont Dayot on behalf of the LAPP team
Tilecal week (8 February 2012)
Status of upgrade works at Clermont-Ferrand
E. Noah, A. Blondel, Y. Favre, R. Tsenov 29 July 2015
A First Look J. Pilcher 12-Mar-2004
VELO readout On detector electronics Off detector electronics to DAQ
LHCb calorimeter main features
ATLAS Tile Calorimeter Interface The 8th Workshop on Electronics for LHC Experiments, Colmar, 9-13 September 2002 K. Anderson, A. Gupta, J. Pilcher, H.Sanders,
Commissioning of the CMS Hadron Forward Calorimeters Phase 1 Upgrade
Presentation transcript:

Within ATLAS both TILECal and LAr are planning upgrades to the readout systems - current systems will reach limits on radiation exposure aging of components – connectors - higher luminosity will require a better trigger than the current analog tower sums - improve reliability Both systems are looking at bringing out full digizations to the counting room where a digital trigger could be derived Kelby Anderson

Current system has 3 layers of boards and many signal and power interconnects. 2 ATLAS Tilecal

3in1 MainBoard PMT Block PHOTOTUBE Each Tilecal cell is read out by 2 phototubes on opposite sides of the mainboard. The board is split to mitigate against single point failure. 2 components to the system 1. MainBoard (size of current motherboard) - independent operation - no board to board interconnects 2. Electronics in the PMT block (3in1 card) Electronics in the PMT block – looking at 2 options 1.passive shaper – discrete component version ( update to the current 3in1 card) 2.ASIC design that incorporates the ADC’s is being considered (new version of QIE) 4 Main Boards in a drawer NEW DESIGN 4

PMT shaper Integrator charge injection PMT shaper Integrator charge injection PMT shaper Integrator charge injection PMT shaper Integrator charge injection PMT shaper Integrator charge injection PMT shaper Integrator charge injection ADC logain ADC higain ADC logain ADC higain ADC logain ADC higain ADC logain ADC higain ADC logain ADC higain ADC logain ADC higain FPGA Data Organizer & Control MAIN BOARD READOUT STRUCTURE (1/2) SNAP12 12 bit ADCs DATA TO USA15 +5V -5V +3.3V discrete component version of PMT block electronics Integrator multiplexer Integrator ADC SNAP-12 TTC-GBT control ~60GB/s 5

H SC TTC ID ADC1ADC2ADC3ADC4ADC5FEC H SC TTC ID ADC6ADC7ADC8ADC9ADC10FEC H SC TTC ID ADC11ADC12FEC Intg ID - DATA - spare bits - 120bits/25ns  4.8GB/s for each link GBT 12 fibers to send both gains on 2 separate fibers 4.8GB/s x 12 = 57.6GB/s for each Mainboard 256 drawers x 4 Mainboards/drawer So we need about 1024 ~60GB/s links for ATLAS Tilecal One gain (high or low gain) for 12 tubes => 3 fibers at 4.8GB/s (GBT protocol)

ATLAS LAr

Can we find something better than commercial Snap12 transmitters … assuming they will work in the ATLAS environment? Avago Reflex Photonics 12 fiber cable