VXD Workshop, Valencia, Jan. 2016 Ladislav Andricek, MPG Halbleiterlabor 1 pilot module assembly - lessons learned -

Slides:



Advertisements
Similar presentations
2nd Open Meeting of the SuperKEKB Collaboration, KEK, March 2009 Ladislav Andricek, MPI fuer Physik, HLL 1 DEPFET Sensor R&D and Prototyping - Status -
Advertisements

ASE Flip-Chip Build-up Substrate Design Rules
Ragan Technologies, Inc. Presents - Zero Shrink Technology - ZST™ Process for Embedding Fired Multi-Layer Capacitors in LTCC Packages.
به نام خدا.
© intec 2000 Packaging of parallel optical interconnects modules with on chip optical access François Marion / Julien Routin (LETI) Ronny Bockstaele /
US Tracker Group Status Sep. 1, 2005 J. Incandela For the US CMS Tracker Group.
3D PACKAGING SOLUTIONS FOR FUTURE PIXEL DETECTORS Timo Tick – CERN
Chip Carrier Package as an Alternative for Known Good Die
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Status and outlook of the Medipix3 TSV project
Plans for Demonstrator Flip Chip Bonding GTK meeting 9/12/08 1.
Flip Chip Technology Lane Ryan. Packaging Options This presentation is going to focus on the advantages of the flip-chip method compared to wire bonding.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
March 20, 2001M. Garcia-Sciveres - US ATLAS DOE/NSF Review1 M. Garcia-Sciveres LBNL & Module Assembly & Module Assembly WBS Hybrids Hybrids WBS.
Fabian Hügging – University of Bonn – February WP3: Post processing and 3D Interconnection M. Barbero, L. Gonella, F. Hügging, H. Krüger and.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
Multilayer thin film technology for the STS electronic high density interconnection E. Atkin Moscow Engineering Physics Institute (State University) –
Thermo-mechanical activities at Valencia V. Castillo, C. Lacasta, A. Oyanguren, P. Ruiz PXD support (IFIC - Valencia) 26/7/2011.
CERN Rui de OliveiraTS-DEM TS-DEM Development of Electronic Modules Rui de Oliveira CERN CERN hybrid production experience (or how to stay out of trouble)
PLUG IN TO THE WIRELESS WORLD WISMO2D Shielding Parts Technology: metal sheet stamping and folding Frame : internal walls to isolate different RF areas.
Thermo-mechanical petal status Sergio Díez Cornell 23Jan 2015.
LCWS08, Chicago, November 2008 Ladislav Andricek, MPI fuer Physik, HLL 1 DEPFET Active Pixel Sensors - Status and Plans - Ladislav Andricek for the DEPFET.
Interconnection in IC Assembly
Surface Mount Technology
Gluing, measuring and shearing Heated plate curing Is the process feasible? Tests with 130nm hybrids Measure resulting glue thickness Determine the shear.
PS Module Ron Lipton, Feb A bit of History During much of the conceptual design phase of the outer tracker we had focused on the “long barrel”
Valencia Report 5 Pre-qualification (2 mechanical + 3 electrical) All inside mechanical specification in XY after assembled. However, Pre3-Pre5 bad planarity.
IPC Standard Surface Mount Requirements Automatic assembly considerations for surface mounted components are driven by pick-and- place machines.
Trigger efficicency on double tracks Trigger efficiency on isolated tracks Final results of the Trigger Test on the 25ns beam Bx NUMBER Fraction of Triggers.
Module Radiation Length. Goals Estimate the expected radiation length of a module, based on the design and measurements on as-built modules Determine.
DOE CD-2/3a Review of the BTeV Project – December 14-16, BTeV Pixel Detector Pixel Module Assembly and Half-Plane Assembly Guilherme Cardoso James.
DEPFET Workhop, Ringberg, June Ladislav Andricek, MPG Halbleiterlabor Lessons learned from EMCMs assembly status - next steps.
Spanish Linear Collider Meeting, Valencia, December 2012 Ladislav Andricek, MPI für Physik, HLL 1 DEPFET APS for future collider applications -Status and.
Thinning and Interconnection DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples for thermal mock-ups.
7th PXD/SVD Workshop, Prague, January 2015 Rainer Richter, MPG Halbleiterlabor 1 Pilot Run - Status and Plans PXD9-6 Rainer Richter for the MPG Halbleiterlabor.
1 Tests of EMCM Felix Müller on behalf of the MPP / HLL TestCrew (H.-G. Moser, C. Koffmane, M. Valentan) Belle II PXD – ASIC Review October , 2014.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
Hybrid Boards for PXD6 5th International Workshop on DEPFET Detectors and Applications Sept Oct Christian Koffmane 1,2 1 Max-Planck-Institut.
PXD ASIC review, October 2014 ASIC Review 1 H-.G. Moser, 18 th B2GM, June 2014 Date and Location MPP, October 27, 10:00 – October 28, 16:00, Room 313 Reviewers:
H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.
6 th Belle PAC, KEK, February 26 and PXD - EVO, 5/March/2012 Ladislav Andricek, MPI für Physik, HLL 1
Hans-Günther Moser, PXD PXD Summary 1 PXD Sessions: Highlights 1)Sensor production 2) EMCM (& bump bonding) 3)System Simulations 4)Power Supplies and Services.
Jelena Ninković Testing PXD6 - summary and plans Jelena Ninkovic for the HLL team.
B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 1 PXD Module Assembly - Overview and SWB bumping -
ELECTRICAL MULTI-CHIP MODULE testing status 3 rd Belle II PXD/SVD Workshop and 12 th International Workshop on DEPFET Detectors and Applications Wetzlar,
H.-G. Moser, 6 th PXD/SVD workshop, Pisa, Oct PXD Summary 1 DEPFET Sensors production yield inter-metal insulation EMCM electronic tests ASICs Schedule.
On-Module Interconnection and CNM Projects DEPFET Meeting, Bonn, February Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples.
B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 1 PXD Ladder Assembly - Conceptual design of jigs -
PXD ASIC Review, July 2015 Ladislav Andricek, MPG Halbleiterlabor Belle II PXD ASIC Review, the 2 nd …….. 1.
1 Test of Electrical Multi-Chip Module for Belle II Pixel Detector DPG-Frühjahrstagung der Teilchenphysik, Wuppertal 2015, T43.1 Belle II Experiment DEPFET.
1 May, 2009 Ladislav Andricek, MPI für Physik, HLL Interconnection Sensor - ASICs SuperBelle (and ILC) Ladder: -: MCM – ASICs in different technologies.
DEPFET workshop, Kloster Seeon, May 2014 Summary 1 Highlights Technical Coordination TB report schedule remarks.
DEPFET Workshop, May 2016 Ladislav Andricek, MPG Halbleiterlabor 1 o Documentation o Transition to “Production Mode” o Please update docu and place it.
The STS-module-assembly:
Switcher (SWB) bumping
Testsystems PXD6 - testing plans overview - by Jelena NINKOVIC Hybrid Boards for PXD6 - by Christian KOFFMANE Source measurements on DEPFET matrices using.
Testing PXD6 - testing plans
Latest results of EMCM tests / measurements
Pilot run – matrix measurements after first metal
Thinning and Plans for SuperBelle
21st International Workshop on DEPFET Detectors and Applications
Ladder Assembly All tools and jigs produced Glue dispensing works
The CSOI approach for integrated micro channels
Hybrid Pixel R&D and Interconnect Technologies
Ladder Assembly All tools and jigs produced Glue dispensing works
The SOI Issue – Material for PXD9
PXD Summary Tests PXD9 Pilot Production ASICs Components Plans:
Module/Ladder Assembly
Codification of Flip Chip Knowledge
Presentation transcript:

VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 1 pilot module assembly - lessons learned -

Module Assembly – overview VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor Flip Chip of ASICs (~240°C):  Bumped ASICs have the same solder balls (SAC305)  DHP bumping at TSMC, DCD bumping via Europractice  So far SWB bumping on chip level at PacTech IZM Berlin SMD placement (~200°C):  Passive components (termination resistors, decoupling caps)  Dispense solder paste/jetting of solder balls, pick, place and reflow  PbSn 37/63 solder HLL, backup at IFIC Kapton attachment (~170°C), wire bonding:  Solder paste printing on kapton,  SnBi solder  Wire-bond, wedge-wedge, 32 µm Al bond wires MPP Munich Link to Google sheet: List of observed issues to be followed upList of observed issues to be followed up 2

Flip Chip at IZM VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 3 IZM experience  First flip chip on EMCMs 2013  10 EMCMs, two modules showed problems after FC, cause not completely clear  4 PXD9 modules: 3 perfect, one had issues with SWB FC  W30-OF2 somehow “cursed”  IZM used manual equipment instead of automatic  bad soldering!  Trials to repair, shipment  module broke

W30-OF2 VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 4

SMD: Status as of today VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 5  Tooling and process installed at HLL  Two EMCMs successfully assembled  With special adapter plates assembly of pilot modules done EMCM Qualification

SMD: Qualification of the process VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 6  Shear tests of SMDs  okay (350g to 470g for 0201 cap)  Cross sections  okay  Thermal cycling  okay (-50°/+50°, no effect on shear strength)

SMD: Qualification of the process VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 7  Optimization, fine tuning, reliability …  need higher quality SMDs Crack in SMD cap. ceramics

SMD: Qualification of the process VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 8  Optimization, fine tuning, reliability …  reduce solder paste volume “Side balls”

SMD Profile VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 9  10µF 0401 SMD on EOS are too high!

SMD Profile VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 10  DCD, okay?

Kapton attachment VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 11 Screen printing of solder: Bi58/Sn42  Solder stop on kapton too wide  Possible contact to cutting edge   short to bulk

W30-OB2 VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 12

W30-OB2 VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 13

Wire bonding to kapton VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 14  Non-standard parameters, difficult wire bonding to kapton pads dummy

Wire bond pads on kapton VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 15

Metal system on kapton VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 16

Metal system on kapton VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 17

Summary VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 18 :- pilot run was also the first hot assembly! :- many lessons learned :- flip-chip basically okay, need more care for shipment :- a bit of optimization in SMD, find smaller caps (!), quality of caps … :- isolate kapton/module edge to avoid shorts :- improve metal system on Taiyo kapton :- more complete list: :- on google docs: linklink