Stefan Ritt Data Acquisition for 22 Oct 2013Fukuoka MEGup MEG2 MEG’ MEGng.

Slides:



Advertisements
Similar presentations
ESODAC Study for a new ESO Detector Array Controller.
Advertisements

CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
PSI - Jun. 27th, Status of the electronics systems of the MEG experiment.
MICE Electronics Update Mice Target Workshop – Dec 2010 P J Smith James Leaver.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.
HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Gunther Haller SiD LOI Meeting March 2, LOI Content: Electronics and DAQ Gunther Haller Research Engineering Group.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
1 ALICE T0 detector W.H.Trzaska (on behalf of T0 Group) LHCC Comprehensive Review, March 2003.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Annual Review Cern -June 13th, 2006 F. Loddo I.N.F.N. Bari RPC Electronics: Technical Trigger Flavio Loddo I.N.F.N. Bari On behalf of the RPC-Trigger group.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Status of NA62 straw electronics Webs Covers Services Readout.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 19-May-2014.
DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
Plans to Test HBD Prototype in Run 6 Craig Woody BNL DC Meeting March 8, 2006.
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
ATLAS DCS ELMB PRR, March 4th 2002, H.J.Burckhart1 Embedded Local Monitor Board ELMB  Context  Aim  Requirements  Add-ons  Our aims of PRR.
Preparations to Install the HBD for Run 6 Craig Woody BNL PHENIX Weekly Meeting January 26, 2006.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE … read out by MIDAS Stefan Ritt, Paul Scherrer Institute, Switzerland 15 July 2015MIDAS Workshop, TRIUMF Paul.
1 DCS Meeting, CERN (vydio), Jun 25th 2013, A. Cotta Ramusino for INFN and Dip. Fisica FE Preliminary DCS technical specifications (v1.0) for the Gigatracker.
DAQ ELECTRONICS 18 March 2015MEG Collaboration Meeting, Tokyo Stefan Ritt.
Cloudland Instruments Hawkeye Electronics Snapshot March 10th, 2016.
The Slow Control System of the HADES RPC Wall Alejandro Gil on behalf of the HADES RPC group IFIC (Centro Mixto UV-CSIC) Valencia, 46071, Spain IEEE-RT2009.
Trigger for MEG2: status and plans Donato Nicolo` Pisa (on behalf of the Trigger Group) Lepton Flavor Physics with Most Intense DC Muon Beam Fukuoka, 22.
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
Backplanes for Analog Modular Cameras EVO meeting. March 14 th,
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
PID meeting SNATS to SCATS New front end design
Calorimeter Mu2e Development electronics Front-end Review
KRB proposal (Read Board of Kyiv group)
Electronics for MEG-II
T1 Electronic status Conclusions Electronics Cards:
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
The WaveDAQ System for the MEG II Upgrade
COVER Full production should arrive today
Front-end electronic system for large area photomultipliers readout
RPC Electronics Overall system diagram Current status At detector
Presentation transcript:

Stefan Ritt Data Acquisition for 22 Oct 2013Fukuoka MEGup MEG2 MEG’ MEGng

Reminder for new DAQ system 22 Oct 2013FukuokaPage 2 Increased channel density requires merge of DAQ+TRIGGER New WaveDREAM boards (WDB) Variable Gain Amplifier Integrated HV biasing MCX connector DRS4 + Trigger New crate standard Data concentrator boards (DCB) Trigger concentrator boards (TCB)

WaveDREAM2 block schematics old 22 Oct 2013FukuokaPage 3

WaveDREAM2 block schematics new 22 Oct 2013FukuokaPage 4

New crate standard 22 Oct 2013FukuokaPage 5 3 HE 19” crates Custom backplane Venting from front to back half height backplane → no dead space 16 DAQ boards (256 channels) One power supply (24V) One Data Concentrator Board GBit Ethernet Global Clock Input Trigger bus One Trigger Concentrator Board Interface to Type 2 trigger boards Crate control through MSCB

WaveDAQ system 22 Oct 2013FukuokaPage 6 New functionality: Separate DCB & TCB SPI to TCB SERDES for WDB Flash programming through backplane Hot swap functionality MSCB node temperature fan speed voltages, current power cycle

Backplane pin assignment 22 Oct 2013FukuokaPage 7 WDBTCB PSI DAQ board (cPCI Serial) Preliminary!

Backplane routing 22 Oct 2013FukuokaPage 8 “Dual Star” topology similarly to VXS standard 35 mm vertical routing space 500 μm / differential pair 70 pairs / plane ~180 pairs needed → 3 signal planes → 8 layer board VXS standard Fan Ethernet

PCB Layout 22 Oct 2013FukuokaPage 9 June 2013 Oct 2013

WaveDREAM2 board 22 Oct 2013FukuokaPage 10

Overall system 22 Oct 2013FukuokaPage 11 “Osaka system” uses 35 PCs (70-90 kCHF):

Putting the PC on the DCB Xilinx Zynq 7000 series has new processor inside the FPGA ARM Cortex-A9 866 MHz (XC7Z020) 2 cores with FPU 1 GB RAM interface DDR3 SD card interface (boot) runs Linux 162 US$ (XC7Z020) Processing power should be sufficient 256 vs. 600 channels per PC DSP slices in FPGA can be used as co-processor for calibration and zero suppression MIDAS front-end can run inside the FPGA Opportunity for alternative overall system layout 22 Oct 2013FukuokaPage 12

New overall system layout 22 Oct 2013FukuokaPage 13 Eval Board US$ 395,- Eval Board US$ 395,- No FE PCs: save kCHF

Subdetector# Channels# WD Boards# CratesCost [kCHF] XEC SIPMs XEC PMT pixTC DC DC 2  2* = (120 k€) Total Current cost estimate (w/o trigger & cables) 22 Oct 2013FukuokaPage 14 ItemCost [kCHF] WD board1.8 DC board2 Crate4 140 CHF / channel 115 EUR / channel 15.2 kJPY / channel 140 CHF / channel 115 EUR / channel 15.2 kJPY / channel

Major delay in WDB design “HW ready by fall 2012” → end 2013 Change of CAD system Work of engineer (Ueli) for XEC group Stability of dense, single ended, gain 100 preamplifier (several prototypes built and tested, Lecce group did not succeed for drift chamber) New features shaping amplifier timing calibration of individual channels remote firmware upgrade & reboot hot swap functionality Change of FPGA (no GTP for DCB) Restriction in FPGA pin usage (clocks for serial lines only on certain pins, LVDS outputs restricted) → re-lay out General under-estimation of complexity of this board Schedule delay 22 Oct 2013FukuokaPage 15

Basically one year delay since Osaka ‘12 schedule If everything now goes well, working crate end of ‘14 and fully system end of ‘15 Critical parts are finished, rest is digital electronics (less trouble expected, except SERDES → Trigger Group) → error bar maybe 6-9 months Schedule 22 Oct 2013FukuokaPage WDB Prototype WDB Firmware Crate design Redesign (opt) DCB design & protot. DCB firmware Working crate Full crate (256 chn.) Complete system WDB ( chn.) TCB

MEG2 requires technical coordination Area layout Hut layout Electronics layout (less critical) Cable routing Slow control Coordination means additional work Missing coordination can cause trouble double allocation of space, racks, cable trays unnecessary work (two network cables routed to the same place) not enough power supply Everybody has to contact coordinators for new devices, cables, etc. Review for larger items, safety review with PSI officials if necessary CMS: Whole group for technical coordination at the same level as physics coordination with own budget Find right level of coordination, should not be “overdone” Technical Coordination 22 Oct 2013FukuokaPage 17

Area inspection last month by PSI electricians Complaints about our cabling, request to redo it Have to follow, otherwise experiment can be shut down Proposal: Do it with the help of professional electricians Install patch panels, distribution boxes etc. Planned for spring 2014 Requested that technician speaks English Costs will be covered by PSI (MEG) Need support from XEC group Cabling in area 22 Oct 2013FukuokaPage 18 needs shielding can drop messy clean

Technical Coordination 22 Oct 2013FukuokaPage 19 Should we have technical coordination? Who will do it? (people should be mainly at PSI) 1.Area outside hut & cavern 2.Inside detector hut 3.Electronics 4.Slow control Come up with a set of guidelines (as for run coordination), to be endorsed and followed by the whole collaboration XEC, PRK ? MH & technicians ? TRG, SR SR