FDR--ECE6276 Class Project 12/06/00 The ChooChoo: Final Design Review West-Datapath II School of Electrical and Computer Engineering Georgia Institute.

Slides:

Advertisements

Similar presentations

I/O Organization popo.

Advertisements

EECE **** Embedded System Design

CPU Review and Programming Models CT101 – Computing Systems.

School of Engineering & Technology Computer Architecture Pipeline.

Advanced Computer Architectures Laboratory on DLX Pipelining Vittorio Zaccaria.

EEE226 MICROPROCESSORBY DR. ZAINI ABDUL HALIM School of Electrical & Electronic Engineering USM.

Motion Tracking Recorder 360 (MTR-360) Group #1 Lee Estep Philip Robertson Andy Schiestl Robert Tate.

CHAPTER 4 COMPUTER SYSTEM – Von Neumann Model

Term Project Overview Yong Wang. Introduction Goal –familiarize with the design and implementation of a simple pipelined RISC processor What to do –Build.

Addressing Optimization for Loop Execution Targeting DSP with Auto-Increment/Decrement Architecture Wei-Kai Cheng Youn-Long Lin* Computer & Communications.

VirtexIIPRO FPGA Device Functional Testing In Space environment. Performed by: Mati Musry, Yahav Bar Yosef Instuctor: Inna Rivkin Semester: Winter/Spring.

DSP Algorithm on System on Chip Performed by : Einat Tevel Supervisor : Isaschar Walter Accompanying engineers : Emilia Burlak, Golan Inbar Technion -

Development System using Altium Designer Supervisor : Ina Rivkin Performed by: Fared Ghanayim Jihad Zahdeh Technion – Israel Institute of Technology Department.

1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.

Data Transfer & Decisions I (1) Fall 2005 Lecture 3: MIPS Assembly language Decisions I.

Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.

Prof. Zoltan Francisc Baruch Computer Science Department Technical University of Cluj-Napoca.

SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING | SCHOOL OF COMPUTER SCIENCE | GEORGIA INSTITUTE OF TECHNOLOGY MANIFOLD Back-end Timing Models Core Models.

(1) Modeling Digital Systems © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

2 nd Year - 1 st Semester Asst. Lect. Mohammed Salim

Computer Architecture and Organization

Computer Organization

COMPUTER ORGANIZATION CSCE 230 Final Project. OVERVIEW  Implemented RISC processor  VHDL  Test program created to demonstrate abilities.

MOI PROJECT Gugulethu Mabuza Bachelor Science Electrical Engineering Michigan State University.

Computer Architecture and Organization Introduction.

Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.

Speculative Software Management of Datapath-width for Energy Optimization G. Pokam, O. Rochecouste, A. Seznec, and F. Bodin IRISA, Campus de Beaulieu

Microcontroller Presented by Hasnain Heickal (07), Sabbir Ahmed(08) and Zakia Afroze Abedin(19)

© 2005 Altera Corporation SOPC Builder: a Design Tool for Rapid System Prototyping on FPGAs Kerry Veenstra Workshop on Architecture Research using FPGA.

Chapter 1 Introduction. Architecture & Organization 1 Architecture is those attributes visible to the programmer —Instruction set, number of bits used.

CPU Design. Introduction – The CPU must perform three main tasks: Communication with memory – Fetching Instructions – Fetching and storing data Interpretation.

Digital Signal Processing Jill, Jon, Kilo, Roger Spring ‘06.

Performed by: Yaron Recher & Shai Maylat Supervisor: Mr. Rolf Hilgendorf המעבדה למערכות ספרתיות מהירות הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל.

EE/CS 480 Spring February, 2008 University of Portland School of Engineering Yellow Rumped Warblers Instant Message Control System Team Kenneth Lee.

Input-Output Organization

CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.

RAUL RAMOS JOSHUA TORREY DAVID SANCHEZJESUS LUNA MONITORS PARKING SPACES AUTOMATICALLY AND SENDS STATUS NOTIFICATIONS TO PATROL OFFICERS Automatic Monitoring.

FDR--ECE6276 Class Project 12/06/00 The ChooChoo: Final Design Review System Integration Software School of Electrical and Computer Engineering Georgia.

Represents different voltage levels High: 5 Volts Low: 0 Volts At this raw level a digital computer is instructed to carry out instructions.

COMPILERS CLASS 22/7,23/7. Introduction Compiler: A Compiler is a program that can read a program in one language (Source) and translate it into an equivalent.

DIGITAL SIGNAL PROCESSORS. Von Neumann Architecture Computers to be programmed by codes residing in memory. Single Memory to store data and program.

Overview von Neumann Architecture Computer component Computer function

Nadathur R Satish and Pierre-Yves Droz EECS Department, University of California Berkeley.

Chapter 2 Process Management. 2 Objectives After finish this chapter, you will understand: the concept of a process. the process life cycle. process states.

University of Michigan Electrical Engineering and Computer Science 1 Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System Kevin Fan,

Statement Of Work Define static processor, DSP Profiles, memory and bus architectures. Define interconnections between DLX and DSP processors while helping.

Hyunchul Park†, Kevin Fan†, Scott Mahlke†,

Multiprocessor  Use large number of processor design for workstation or PC market  Has an efficient medium for communication among the processor memory.

FDR--ECE6276 Class Project 12/06/00 The ChooChoo: Final Design Review Wody-Instruction Set Architecture School of Electrical and Computer Engineering Georgia.

Chapter 20 Computer Operations Computer Studies Today Chapter 20.

Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.

Microprocessor Design Process

Submitted To: Submitted By: Seminar On 8086 Microprocessors.

1 The user’s view  A user is a person employing the computer to do useful work  Examples of useful work include spreadsheets word processing developing.

STUDY OF PIC MICROCONTROLLERS.. Design Flow C CODE Hex File Assembly Code Compiler Assembler Chip Programming.

Andreas Hoffmann Andreas Ropers Tim Kogel Stefan Pees Prof

Microprocessors Personal Computers Embedded Systems Programmable Logic

Prof. Hsien-Hsin Sean Lee

CSCI206 - Computer Organization & Programming

Module IV Memory Organization.

8085 MICROPROCESSOR 8085 CPU Registers and Status Flags S Z AC P C A B

The Little Man Computer

ELEG 3124 Signals and Systems

CS 286 Computer Organization and Architecture

RTL Design Methodology

Fault Tolerant Systems in a Space Environment

Reverse Assembly Typical problem:

Project Name TEAM MEMBER 1 NAME TEAM MEMBER 2 NAME TEAM MEMBER 3 NAME

Presentation transcript:

FDR--ECE6276 Class Project 12/06/00 The ChooChoo: Final Design Review West-Datapath II School of Electrical and Computer Engineering Georgia Institute of Technology MPEG II Decoder Reconfigurable DSP Project

FDR--ECE6276 Class Project 12/06/00 Team Members Ravi Kondapalli Wesley Leong Joseph Long Asif Mahbub

FDR--ECE6276 Class Project 12/06/00 Project Requirements To design and test the switching mechanism for the three profiles To compile, debug and test the DLX processor To provide support role to other groups ( DP1, SIS)

FDR--ECE6276 Class Project 12/06/00 Profile 1 Profile 3 Profile 2 IM 3 IM 2 IM 1 Switch Controller DM 1 DM 2 Control Register Choo Choo DSP Block Diagram

FDR--ECE6276 Class Project 12/06/00 Profile Control Register The global profile control register provides a switching mechanism between the three profiles of the signal processor. This register is located at the address 0xFFFFFFFF in the memory space of all three of the profiles. Profile Control Register Bit allocation for the profiles: Bits [ ]Bit [2]Bit [1]Bit [0] Don’t careProfile 1Profile 2Profile 3

FDR--ECE6276 Class Project 12/06/00 Profile Data Memory Addressing There is one single data memory that is shared between the three profiles. Profile 1Profile 2Profile 3 0x x (DM1) 0x F(DM1) 0x F 0x x (DM2) 0x F(DM2) 0x F

FDR--ECE6276 Class Project 12/06/00 Profile 1 Test Program P1_inst.mif DEPTH = 64; WIDTH = 32; ADDRESS_RADIX = HEX; DATA_RADIX = BIN; CONTENT BEGIN [0..3F] : ; 00: ; -- ADDI R0, R3, #1 01: ; -- SUBR R0, R3, R4 02: ; -- ADDI R0, R3, #2 03 : ; -- ST R4, R0, #8 04 : ; -- ST R3, R4, #0 05 : ; -- ST R3, R4, #0 END ;

FDR--ECE6276 Class Project 12/06/00 Profile 2 Test Program P2_inst.mif DEPTH = 64; WIDTH = 32; ADDRESS_RADIX = HEX; DATA_RADIX = BIN; CONTENT BEGIN [0..3F] : ; 00 : ; -- LD R3, R0, #8 01: ; -- ADDI R4, R0, #4 02 : ; -- ST R4, R3, #0 END ;

FDR--ECE6276 Class Project 12/06/00 Switch Controller Simulation

FDR--ECE6276 Class Project 12/06/00 Control System Data Flow UMA for Profile Memory Debugged DLX code Integration and Switching of Profiles Global Control Register One Bit per Profile Writing to address 0xFFFFFFFF switches profiles Test Switching of Profiles Schedule was met Accomplishments

FDR--ECE6276 Class Project 12/06/00 Conclusion Difficulties Met: DLX Communicating with other groups Support Roles: DP1 SIS