Development of SOI Pixel Detectors Toshinobu Miyoshi - Institute of Particle and Nuclear Studies, KEK On behalf of SOI collaboration 1 VIPS 2010 - Workshop.

Slides:



Advertisements
Similar presentations
STATUS OF MEDIPIX-3, PLANS FOR TIMEPIX-2 X. Llopart.
Advertisements

Standalone VeloPix Simulation Jianchun Wang 4/30/10.
SOIPD Status e prospective for 2012 The SOImager2 is a monolithic pixel sensor produced by OKI in the 0.20 µm Fully Depleted- Silicon On Insulator (FD-SOI)
Fiber-Optic Communications
Mid-IR photon counting array using HgCdTe APDs and the Medipix2 ROIC
Progress of SOI Pixel Detectors Sep. 9, Yasuo Arai, KEK 1.
Ryo Ichimiya (KEK/IPNS) on behalf of the SOIPIX collaboration 1 8 th International Meeting of Front-End Electronics (FEE2011),
TRAPPISTE Tracking Particles for Physics Instrumentation in SOI Technology Prof. Eduardo Cortina, Lawrence Soung Yee Institut de recherche en mathématique.
SOI Pixel Detector : Present Status & Future Plans Super Belle Collb. Mtg Dec. 11, 2008 Yasuo Arai (KEK)
CMOS and Microfluidic Hybrid System on Chip for Molecule Detection Bowei Zhang, Qiuchen Yuan, Zhenyu Li, Mona E. Zaghloul, IEEE Fellow Dept. of Electrical.
Why silicon detectors? Main characteristics of silicon detectors: Small band gap (E g = 1.12 V)  good resolution in the deposited energy  3.6 eV of deposited.
Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.
Development of Advanced MAPS for Scientific Applications
First Results from Cherwell, a CMOS sensor for Particle Physics By James Mylroie-Smith
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
Monolithic Pixels R&D at LBNL Devis Contarato Lawrence Berkeley National Laboratory International Linear Collider Workshop, LCWS 2007 DESY Hamburg, May.
TCAD Simulation for SOI Pixel Detector
2. Super KEKB Meeting, DEPFET Electronics DEPFET Readout and Control Electronics Ivan Peric, Peter Fischer, Christian Kreidl Heidelberg University.
Medipix sensors included in MP wafers 2 To achieve good spatial resolution through efficient charge collection: Produced by Micron Semiconductor on n-in-p.
07 October 2004 Hayet KEBBATI -1- Data Flow Reduction and Signal Sparsification in MAPS Hayet KEBBATI (GSI/IReS)
S. Mattiazzo 1,2, M. Battaglia 3,4, D. Bisello 1,2, D. Contarato 4, P. Denes 4, P. Giubilato 1,2,4, D. Pantano 1,2, N. Pozzobon 1,2, M. Tessaro 2, J. Wyss.
Monolithic Active Pixel Matrix with Binary Counters MAMBO III Monolithic Active Pixel Matrix with Binary Counters Farah Khalid Alpana Shenai Gregory Deptuch.
Photodetection EDIT Internal photoelectric effect in Si Band gap (T=300K) = 1.12 eV (~1100 nm) More than 1 photoelectron can be created by light in silicon.
Fully depleted MAPS: Pegasus and MIMOSA 33 Maciej Kachel, Wojciech Duliński PICSEL group, IPHC Strasbourg 1 For low energy X-ray applications.
Performance limits of a 55  m pixel CdTe detector G.Pellegrini, M. Lozano, R. Martinez, M. Ullan Centro Nacional de Microelectronica, Barcelona, 08193,
R&D of MPPC for T2K experiment PD07 : Photosensor Workshop /6/28 (Thu) S.Gomi T.Nakaya M.Yokoyama H.Kawamuko ( Kyoto University ) T.Nakadaira.
Specifications & motivation 2  Lowering integration time would significantly reduce background  Lowering power would significantly reduce material budget.
LEPSI ir e s MIMOSA 13 Minimum Ionising particle Metal Oxyde Semi-conductor Active pixel sensor GSI Meeting, Darmstadt Sébastien HEINI 10/03/2005.
Study of the MPPC performance - R&D status for the GLD calorimeter readout – Nov 6-10.
Recent developments on Monolithic Active Pixel Sensors (MAPS) for charged particle tracking. Outline The MAPS sensor (reminder) MIMOSA-22, a fast MAPS-sensor.
ASIC R&D at Fermilab R. Yarema October 30, Long Range Planning Committee2 ASICs are Critical to Most Detector Systems SVX4 – CDF & DO VLPC readout.
8 July 1999A. Peisert, N. Zamiatin1 Silicon Detectors Status Anna Peisert, Cern Nikolai Zamiatin, JINR Plan Design R&D results Specifications Status of.
J. Crooks STFC Rutherford Appleton Laboratory
FPCCD option Yasuhiro Sugimoto 2012/5/24 ILD 1.
Update on Simulation and Sensor procurement for CLICPix prototypes Mathieu Benoit.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Technology Overview or Challenges of Future High Energy Particle Detection Tomasz Hemperek
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
Radiation hardness of Monolithic Active Pixel Sensors (MAPS)
TCT measurements with SCP slim edge strip detectors Igor Mandić 1, Vladimir Cindro 1, Andrej Gorišek 1, Gregor Kramberger 1, Marko Milovanović 1, Marko.
LHCb Vertex Detector and Beetle Chip
CMOS Sensors WP1-3 PPRP meeting 29 Oct 2008, Armagh.
Giulio Pellegrini 27th RD50 Workshop (CERN) 2-4 December 2015 Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de Barcelona 1 Status of.
Progress of SOI Pixel sensor R&D T. Tsuboyama (KEK) 1 Ottobre 2014.
K.Wyllie, CERNIWORID 2004 Readout of the LHCb pixel hybrid photon detectors Ken Wyllie on behalf of the LHCb collaboration and industrial partners The.
TCAD Simulation for SOI Pixel Detectors October 31, 2006 Hirokazu Hayashi, Hirotaka Komatsubara (Oki Elec. Ind. Co.), Masashi Hazumi (KEK) for the SOIPIX.
NOISE MEASUREMENTS ON CLICPIX AND FUTURE DEVELOPMENTS Pierpaolo Valerio.
Ideas on MAPS design for ATLAS ITk. HV-MAPS challenges Fast signal Good signal over noise ratio (S/N). Radiation tolerance (various fluences) Resolution.
Development of SOI pixel sensor 28 Sep., 2006 Hirokazu Ishino (Tokyo Institute of Technology) for SOIPIX group.
Performance test of the SOI pixel detector Hideki MIYAKE (Osaka University) for SOIPIX group Hideki MIYAKE (Osaka University) for SOIPIX group Oct.31,
Comparison of the AC and DC coupled pixels sensors read out with FE-I4 electronics Gianluigi Casse*, Marko Milovanovic, Paul Dervan, Ilya Tsurin 22/06/20161.
Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.
Clear Performance and Demonstration of a novel Clear Concept for DEPFET Active Pixel Sensors Stefan Rummel Max-Planck-Institut für Physik – Halbleiterlabor.
Performance of 1600-pixel MPPC for the GLD Calorimeter Readout Jan. 30(Tue.) Korea-Japan Joint Shinshu Univ. Takashi Maeda ( Univ. of Tsukuba)
TCT measurements of HV-CMOS test structures irradiated with neutrons I. Mandić 1, G. Kramberger 1, V. Cindro 1, A. Gorišek 1, B. Hiti 1, M. Mikuž 1,2,
Outline ・ Introduction ・ XRD experiment by the SOPHIAS detector
Nonvolatile memories:
Fully Depleted Low Power CMOS Detectors
Yasuhiro Sugimoto KEK 17 R&D status of FPCCD VTX Yasuhiro Sugimoto KEK 17
R&D of MPPC for T2K experiment
Status of SOI Pixel Development
ME instrument and in-orbit performance
Readout Electronics for Pixel Sensors
Status of SOI Pixel Mar. 18, PXD Mtg. Yasuo Arai (KEK)
R&D of CMOS pixel Shandong University
Readout Electronics for Pixel Sensors
The MPPC Study for the GLD Calorimeter Readout
Readout Electronics for Pixel Sensors
Presentation transcript:

Development of SOI Pixel Detectors Toshinobu Miyoshi - Institute of Particle and Nuclear Studies, KEK On behalf of SOI collaboration 1 VIPS Workshop on Vertically Integrated Pixel Sensors,2010/4/22-4/24

2 -Overview -DATA Acquisition System -Pixel detectors 1. Integration-type pixel detector 2. Counting-type pixel detector -Pixel detectors in FY09 - current issues -summary Outline

3 1. Integration-Type Pixel detector (INTPIX) 2. Counting-Type Pixel detector(CNTPIX) FY09-1 INTPIX3b INTPIX4 CNTPIX FY05 MPW (VDEC) PIXELTEG (INTPIX) SOI pixel detector development –Overview- FY06 KEK MPW 0.15um Process INTPIX1 CNTPIX1 FY07 KEK MPW 0.2um Process INTPIX2 CNTPIX2 FY08 INTPIX3 CNTPIX3 KEK (High Energy Accelerator Research Organization) has developed several detector chips since There are two type of pixel detectors:

Ethernet ROOT GUI software PC SEABAS=Soipix EvAluation BoArd with SiTCP* -packaged chip is mounted on sub-board -65MHz 12-bit ADC (only for INTPIX) - 4 ch 12bit DAC -User FPGA controls -SiTCP(network processor) for TCP/IP -light weight detector system (portable) Pixel detector chip sub-board Packaged chip * T. Uchida and M. Tanaka, “Development of a TCP/IP Processing Hardware”, IEEE Nuclear Science Symposium, San Diego, USA, Oct Nov. 4, 2006, NSSproc. N33-6, 1411 – DATA Acquisition System (Since 2008) All the data acquisition are done with the SEABAS

1.Integration type pixel detector(INTPIX) FY07 FY08 INTPIX2 Chip size 5mm x 5mm 5 INTPIX3 FY09-1 INTPIX3b INTPIX2 w/o Buried P-well (BPW) INTPIX3 & 3b w. BPW

INTPIX2,3,3b pixel circuit 6 CMOS Active Pixel Sensor with a storage capacitor INTPIX2

INTPIX2(w/o BPW) block diagram 128x128 pixels 7 Photograph

INTPIX3&3b (w. BPW) block diagram All the peripheral circuits are covered by BPW IO pad 8

9 INTPIX3 (FY08) and INTPIX3b (FY09-1) Evaluate SOI pixel with BPW 16 pixel layouts with/without BPW 1 region = 64 x 32 pixels Chip layout 5mm

INTPIX3 INTPIX3b INTPIX3 & INTPIX3b -Pixel layout (16 patterns) 10 The same as INTPIX2 BPW 1p+ implant Large BPW 1p+ implant Small BPW

11 Test results with (a) IR laser (b) X-ray

IR(980nm) laser response (INTPIX2---w/o BPW) Back gate effect? Red color Expected curve (depletion increase) 12 IR laser = 980nm  penetration depth ~100um back bias=50V  depletion depth ~ 100um (calculation) However, signal output start decreasing more than 10V

IR(980 nm) laser response (INTPIX3---w. BPW) IR laser = 980nm  penetration depth ~100um back bias=50V  depletion depth ~ 100um (calculation) INTPIX2 INTPIX3 BPW on the peripheral circuit is effective 13 w/o BPW in a pixel

14 window focused inside Pulsed 1064 nm YAG:Nd laser (base width~10ns) Univ. of Tsukuba IR(1064nm) laser response INTPIX3---w. BPW INTPIX3 region 7 - Signal increases up to 130 V (near breakdown voltage) - Back-gate effect is suppressed IR laser = 1064nm  penetration depth ~3mm

KEK-PF BL-14A Monochromatic X-ray SOI (SEABAS) XZ stage Beam slit Beam filter(Zr,Mo) 15 X-ray test (Monochromatic X-ray ) X-ray with keV was used. To evaluate -Sensitivity -Gain -Detection efficiency

X-ray response Signal-ped[ADU] Count[8x8 pixels x 1000event] INTPIX integration time 100us, Vback=100V RSTV=750mV 18.5keV monochromatic X-ray : Intensity ~ 2.3photons/pixel /100us, beam spot size = 0.4mm2 X-ray absorption ~17% (  ~40% in total event should be x-ray event ) INTPIX3 region7 INTPIX3b region6 Count[8x8 pixels x 1000event] 16 Dark level signal *w/o charge-sharing correction Difference: BPW size, transistor position, metal position Dark level signal Evaluation results(Preliminary) Gain ~7.9  V/e- (INTPIX3-7), ~ 21.7  V/e- (INTPIX3b-6) The gain is smaller with larger BPW size in a pixel dE/E ~25% o,w/o CDS, statistical fluctuation Detection efficiency --- to be calculated (analysis ongoing) Condition:

17 Summary of BPW study - “BPW in a pixel” helps us to solve the back gate issue, but the gain decreases. - Even if the BPW is not in a pixel, the back gate effect might be tolerate to some back bias voltages ( to be studied). - When the number of transistor is small, “BPW in a pixel” is effective because the BPW size can be reduced. - When the number of transistor is large and the BPW covers all the transistors, the gain decrease is a critical problem. - Once the potential of the outer BPW ring in a pixel is fixed, charge collection efficiency might severely decrease. So, the outer BPW ring in a pixel should be floating.  INTPIX4 and CNTPIX5(later topics) - In “3D-SOI” (applying ZyCube micro-bump), “BPW in a pixel” is effective because we can reduce the number of transistors in the lower chip.

FY07 FY09-1 CNTPIX2 CNTPIX4 2. Counting type pixel (CNTPIX) 18 (a) X-ray response (CNTPIX2) (b) Red laser response (CNTPIX4)

- We have tried another kind of pixel; photon-counting type pixel since FY06 run. - Explore high-rate, high-resolution X-ray counting chip with SOI technology. - Follow architecture of successful Medipix2 chip. 19 Counting -Type Pixel (CNTPIX) Medipix

Counting-Type Pixel (CNTPIX2) : FY07 Charge Amp Dual Discri Counter Energy window and counting in each pixel. 20 w/o BPW

p-n junctions Analog 16b Counter 9b Register DDL 128 x 128 pixels CNTPIX2 pixel layout and photograph 10.4mm 60um # of transistors ~600 transistors/pixel 21

X-ray response (Intensity dependence) Total counts increased with intensity Relative intensity (uA) Total counts in the figure X-ray tube Cu K_alpha ~8keV (Rigaku FR-D) Photodiode was used for intensity measurement 22 However, we requires CNTPIX with BPW for the more quantitative evaluation due to the back-gate effect CNTPIX2 (w/o BPW)

CNTPIX4 4 kinds of Pixel Block 72x216(15,552) pixels. 5.0 x 15.4 mm 2 chip size 64 x 64 um 2 pixel size IO pads are located in one side for stitching. BPW in a pixel 4 kinds of Pixel Block 72x216(15,552) pixels. 5.0 x 15.4 mm 2 chip size 64 x 64 um 2 pixel size IO pads are located in one side for stitching. BPW in a pixel 23 stitching 23

24 CNTPIX4 Pixel Circuit Data & Control words are shifted downwards. 24

25 Red laser (635nm) response Metal mask - Circuit works successfully - No major problem in the circuit -Evaluating noise level, pulse laser response (ongoing) CNTPIX4 sub-board with chip COL(0-71) ROW(0-215) 100 0

26 The other chip in FY09-1 INTPIX4 – new integration type pixel

27 INTPIX mm 10.2 mm - Largest chip so far - Pixel size: 17x17  m - # of pixels: 512 x 832 pixels - 13 Analog Out (13x512x64) - CDS circuit in each pixel - To use 13 analog output in parallel, New “fast” readout system board is required (SEABAS2)  the design started. It will complete in this summer

Pixel Layout Single BPW 17  m -Pixel size was reduced to 17  m -Circuit is based on PMOS -2 types of pixels: Single BPW or floating BPW ring Pixel circuit 28

29 FY09-1 INTPIX3b INTPIX4 CNTPIX FY05 MPW (VDEC) PIXELTEG (INTPIX) New Design (FY09-2) FY06 KEK MPW 0.15um Process INTPIX1 CNTPIX1 FY07 KEK MPW 0.2um Process INTPIX2 CNTPIX2 FY08 INTPIX3 CNTPIX3 FY09-2 INTPIX3c CNTPIX5

30 New design (FY09-2) INTPIX3C Updated version of INTPIX3b CNTPIX-TEG chip Including Amplifier, shaper and discriminator The Bare chip arrived at KEK before a couple of days. Packaged chip will arrive soon. Wafers for 3D chip (2 sets) will start the process soon. KEK 3D chip CNTPIX 3D chip Based on CNTPIX5 CNTPIX5 chip Update version of CNTPIX 4 (see the next page)

31 Counting Type Pixel (CNTPIX5) D D

CNTPIX4 CNTPIX5 The same pixel size: 64x64 um 2 BPW in a pixel Counter option: 9bit x 2 or 18bit Preamplifier + Shaper Binning mode: 2x2 pixels  9b x 8 store Features of CNTPIX5 16 bit Counter Discri x 2 Preamp Control Logics Comparison CNTPIX4 and CNTPIX5 32 Bare chip just arrived at KEK!

33 Current Issues 1. Breakdown voltage 2. Radiation tolerance

Back gate effect suppressed well. Next  higher back bias voltage must be applied to gain full depletion in 260um thickness wafer  Breakdown protection INTPIX3,CNTPIX3 : breakdown voltage ~130V 1. Breakdown Voltage 34 I-V / CNTPIX2&3 140V cntpix2 cntpix3 120V uA 1 7

Breakdown protection With BPW structure, maximum back bias voltage is limited by breakdown voltage (~130V) (1) apply BPW on guard ring to avoid potential concentration (2) apply field plate above guard ring (3) 3D-SOI also help us to increase breakdown voltage INTPIX3c P+ Field plate (METAL1) BOX 35 Pixel region Guard ring (x3) Bias ring IO pad (IO ring) Nsub Pixel region Multi-guard ring Bias ring IO (upper chip) Nsub … box

SOI is Immune to Single Event Effect thanks to buried oxide (BOX) +- +- +- +- +- +- +- +- +- +- +- Bulk Device Gate Gate Oxide Si +- +- +- +- SOI Device Gate +- +- +- Si Buried Oxide Depletion Layer 36 However, the BOX is not so strong to total Ionization Dose due to thick BOX layer Gate Si Buried Oxide +++++ Trapped Holes 2. Radiation Tolerance 36 Back bias

37 By adding the BPW layer, Electric field in the BOX is reduced and possibility of charge recombination will increase. However, it is not enough especially for high-energy physics experiment! By adding the BPW layer, Electric field in the BOX is reduced and possibility of charge recombination will increase. However, it is not enough especially for high-energy physics experiment! Radiation Tolerance and BPW X-ray Irradiation (X-ray tube, Cu-8keV) 37

P-SiN Al-pad Si adhesive Lower Chip Upper Chip Copyright 2009 ZyCube Co. Ltd. 38 Radiation tolerance enhancement 1. We are discussing process improvement with new idea using BPW and BNW 2. 3D-SOI is also a solution: Transistor on upper chip will not be much affected to oxide charge. * BNW : buried N-well

39 Summary We have developed mainly two types of pixel detector: -Integration-Type pixel Thanks to BPW, it is operated with more than 100 V of the back bias voltage. Single photon event from X-ray was observed and the response was evaluated. -Counting-Type pixel The circuit developed successfully. Architecture for stitching worked with no major problem. Larger INTPIX detector and counting-type pixel detector with multi-function was developed. Evaluation is ongoing. Feasibility study for X-ray and high-energy physics application with INTPIX4 and CNTPIX5 will start.

(FY10) works We will have MPW run twice. Common R&D -Design: BPW optimization in a pixel, 3D integration -radiation hardness, charged particle beam test - Thinning (~100um) + operation under full depletion Integration-type pixel - smaller pixel size with CDS circuit -X-ray application in collaborating with KEK-IMSS (Institute of Material Structure Science) -Counting-Type pixel -Multi-functional photon-counting pixel detector - evaluation test with IR laser and X-rays - High-energy physics application  ”SBPIX“ for the future Belle upgrade Other kinds of pixels (challenging works!) -Including APD or DEPFET sensors or column ADC circuit on SOI… * HEP: Thinner XR: Thicker * TAIKO process can grind up to 50um (from the web)

41 Supplement

42 -Hardware : KEYENCE LE-4000 LASER DISPLACEMENT METER Mitutoyo MEASURING MICROSCOPE(stage) -Method : Cut wafer 0 point set at left-upper corner,10mm pitch measurement from circuit side -Place : block 1 ~ 6 Block 1,3 : 40x80mm^2 Block 4,6 : 40x60mm^2 Block 2 : 30x80mm^2 Block 5 : 30x60mm^2. Except block 6, : right uppper corner used. 20mm Wafer distortion measurement

43 Wafer distortion (preliminary) Due to remaining distortion during manufacture process, in 40x80mm wafer 0.4mm in the maximum