References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.

Slides:



Advertisements
Similar presentations
11 *Other names and brands may be claimed as the property of others Purpose –The following slides summarize rules and issues for the new mixed-mode format.
Advertisements

Package and On-Die Interconnect Decisions Made and Proposed Solutions Walter Katz IBIS ATM December 3, 2013.
Interconnect Terminal Naming Walter Katz Signal Integrity Software, Inc. IBIS ATM January 9, 2015.
Data Acquisition ET 228 Chapter
IBIS-ISS Package Status Walter Katz IBIS ATM December 17, 2014.
Fundamentals of Electric Circuits Chapter 10 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
EGR 2201 Unit 7 Operational Amplifiers
Introduction to Op Amps
© 2012 Pearson Education. Upper Saddle River, NJ, All rights reserved. Electronic Devices, 9th edition Thomas L. Floyd Electronic Devices Ninth.
Practical Aspects of Logic Gates COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.
Introduction to Op Amp Circuits ELEC 121. April 2004ELEC 121 Op Amps2 Basic Op-Amp The op-amp is a differential amplifier with a very high open loop gain.
Lab #5 Overview Activity #1 - Simulation of an Op-Amp inverting amplifier Activity #2 - Build and Test the Op-Amp inverting amplifier Activity #3 - Determining.
Fundamentals of Electric Circuits Chapter 8
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
IBIS-AMI and Direction Indication February 17, 2015 Updated Feb. 20, 2015 Michael Mirmak.
RS 232 Standard Then Signal State Voltage Assignments - Voltages of -3v to -25v with respect to signal ground (pin 7) are considered logic '1' (the marking.
11 The Presentation That Arpad Forgot Michael Mirmak Intel Corp. September 30, 2008.
MOS Field-Effect Transistors (MOSFETs)
© 2007 Cisco Systems, Inc. All rights reserved. 1 IBIS Quality Review A status review of the IBIS Quality specification Mike LaBonte, Cisco Systems.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Operational Amplifiers. What is an Op Amp? High voltage gain IC with differential inputs –Designed to have characteristics near ideal Inexpensive, widely.
Chapter 07 Electronic Analysis of CMOS Logic Gates
IMIC DISCUSSION Bob Ross Interconnectix Business Unit Mentor Graphics Corporation IBIS Summit Meeting, San Diego, CA December 7, 1998.
03/05/04 *Other brands and names are the property of their respective owners Intel Confidential Page 1 Original Cookbook Objectives Triage to find keywords.
IBIS-AMI and Direction Indication February 17, 2015 Michael Mirmak.
16- Agenda S-Parameters and Linear Analysis 4 Transmission Lines and Field Solver 5 IBIS 6 DAY 2 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights.
Introduction to Operational Amplifiers
Fundamentals of Electric Circuits Chapter 5 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs Draft Presented September 23, 2015 at the Interconnect Working Group Copyright.
Intel Confidential IBIS & ICM Interfacing: A New Proposal Michael Mirmak Signal Integrity Engineering Intel Corp. Chair,
IBIS & ICM Interfacing: Three Options Michael Mirmak Intel Corporation December 4, 2007.
Fundamentals of Electric Circuits Chapter 10 Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
Operational Amplifiers Op Amps – a useful building block K. El-Ayat 11.
User defined measurements and test loads in IBIS Arpad Muranyi Signal Integrity Engineering Intel Corporation IBIS Cookbook / Futures.
06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.
Fundamentals of Electric Circuits Chapter 4
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Lecture 3: Bridge Circuits
Fixing GND in IBIS Walter Katz SiSoft IBIS-Packaging May
10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Pin Mapping Key Concepts From IBIS 6.0… “The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage.
Fixing [Pin Mapping] Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016.
EE101-Lecture 8 Operational Amplifier Basics of amplifiers EE101 Fall 2012 Lect 8- Kang1 Noninverting amplifier & Inverting amplifier.
Chapter 2. High-speed properties of logic gates.
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.
[Pulldown Reference] [GND Clamp Reference] Offset in [Pulldown] [Ground Clamp] Walter Katz IBIS GND Editorial March 4, 2016.
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part2 .
Fundamentals of Electric Circuits Chapter 4
IBIS 6.2 Editorial Resolutions
V7.0 Linked BIRDs Bob Ross IBIS Editorial Task Group April 7, 2017
SAR ADC Input Types TIPL 4003 TI Precision Labs – ADCs
Fundamentals of Electric Circuits Chapter 5
Package Modeling Today
BIRD Terminology Issues Bob Ross
Walter Katz IBIS-ATM December 8, 2015
IBIS Interconnect Task Group December 15, 2015
DUT vs DIA Device Under Test vs Device In Action
Fundamentals of Electric Circuits Chapter 4
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
Fundamentals of Electric Circuits Chapter 5
Pin Reference Concerns Bob Ross, Teraspeed Labs
Ground Recommendations Review of Recent Discussion
IBIS 6.2 Editorial Resolutions
IBIS Interconnect Task Group August 23, 2017
[Pin Reference] Cases Bob Ross, Teraspeed Labs
Presentation transcript:

References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1

Goals and Contents Overview of existing IBIS handling of voltages Emphasis is that a 0.0 volt reference is implicitly assumed throughout IBIS o Evolution of IBIS leads to this interpretation o A few exceptions exist 2 Copyright 2016 Teraspeed Labs

History IBIS 1.0, 1.1 had only [Voltage Range] o Focused only on CMOS and bipolar (e.g., TTL) technologies with the negative terminal connected to a 0.0 V reference o Negative terminal or voltage never stated [Voltage Range] meant to be a voltage span, but later clarified as a fixed voltage with respect to 0.0 No “VSS” voltage reference was defined o Assumed to be 0.0 V (or sometimes referred to a GND) Other specific references added in Version 2.0 to cover more general configurations (e.g., RS232) and other technologies, i.e., ECL and PECL 3 Copyright 2016 Teraspeed Labs

[Model] Voltages and Voltage References Keywords all give values relative to 0.0 V, NOT with respect any other reference o [Voltage Range] o [Pullup Reference] Reference voltages map to the 0.0 V entries in I-V tables o [Pullup], [Pulldown], [POWER Clamp], [GND Clamp] o No corresponding table or mapping for [External Reference] Meant for an additional buffer terminal Could be a controllable reference voltage for the buffer 4 Copyright 2016 Teraspeed Labs

Terminal Names [Component]/[Pin Mapping] o Terminals associated with [Model] reference voltages o Pulldown_ref for [Pulldown Reference], pullup_ref for [Pullup Reference], etc. o External_ref for buffer terminal, if it exists o External_ref is NOT a buffer reference voltage [External Model] (also [External Circuit]) o A_puref, A_pdref, A_extref etc. o Also A_gnd MEANT to allow a global NODE 0 mapping in SPICE 5 Copyright 2016 Teraspeed Labs

Specification Voltages Also relative to 0.0 V, not to any terminal Single value, relative to 0.0 V o Vinh = 3.5 V o Vinl = 1.5 V [Model Spec] is used, the typ/min/max voltages are also relative to 0.0 V and adjusted to track the [* Reference] voltage typ/min/max variations [Model Spec] capacitances also relative to 0.0 V for C_ref* Exceptions: vdiff, C_ref_diff o Between two pins 6 Copyright 2016 Teraspeed Labs

Package References Also relative to 0.0 V, not to any terminal [Package]/C_pkg [Pin]/C_pin o Vinh = 3.5 V o Vinl = 1.5 V [Define Package Model] o [Capacitance Matrix] o C EBD o C 7 Copyright 2016 Teraspeed Labs

C_comp Historically assumed global ground reference (though not stated, but shown in some pictures For Model extraction, any fixed voltage connection produces the same simulation model Power-aware simulation o Connections critical, global gnd is not accurate o However, no definition on how to which terminal OR how to split C_comp Overall issue to be resolved separately 8 Copyright 2016 Teraspeed Labs

Notes on Date Derivation Method Ranges listed ambiguously in terms of model_names, e.g., For [Pulldown] table o GND-POWER to POWER+POWER (using typ value only) Rule incorrectly uses model_name as a voltage Must INFER the intended rule if the reference voltages are shifted Better rules needs to be developed, but can be more complex, e.g., replace POWER with a new variable 9 Copyright 2016 Teraspeed Labs

[Test Load], EMI Section [Test Load] o Capacitances relative to 0.0 V o Td, Zo – ideal transmission line relative to 0.0 V reference o No capacitor differential elements EMI also has several capacitor subparameters o C_Heatsink_float – no reference o C_Heatsink_gnd – 0.0 V reference o Cpd – power disapation capacitance used in a formula per device specification, and not connected 10 Copyright 2016 Teraspeed Labs

[Receiver Thresholds] Specification Exception [Receiver Thresholds] Subparameters used as reserved words to indicate which reference to use Sub-Params: Vth, Vth_min, Vth_max, Vinh_ac, Vinh_dc, Vinl_ac, Vinl_dc, Threshold_sensitivity, Reference_supply, Vcross_low, Vcross_high, Vdiff_ac, Vdiff_dc, Tslew_ac, Tdiffslew_ac Reference_supply indicates which supply voltage Vth tracks; i.e., it indicates which supply voltage change causes a change in input threshold. The legal arguments to this subparameter are as follows: Power_clamp_ref The supply voltage defined by the [POWER Clamp Reference] keyword Gnd_clamp_ref The supply voltage defined by the [GND Clamp Reference] keyword Pullup_ref The supply voltage defined by the [Pullup reference] keyword Pulldown_ref The supply voltage defined by the [Pulldown reference] keyword Ext_ref The supply voltage defined by the [External Reference] keyword 11 Copyright 2016 Teraspeed Labs

Advice to Fix Understand, apply to all areas of IBIS Note, that GND, POWER, or ground may be assumed, but not stated So page-by-page scrub may be needed based on understanding, not just based on search for certain words 12 Copyright 2016 Teraspeed Labs