PARISROC V2 Tests and Results on the TDC Sébastien Drouet – Bengyun Ky – Eric WanlinIPN Orsay.

Slides:

Advertisements

Similar presentations

Jeudi 19 février 2009 Status of SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin-Chassard, Christophe de La.

Advertisements

Test Setup for PHOBOS Hybrid/Module Testing at MIT Pradeep Sarin 31 July 98.

UNIVERSITA’ DEGLI STUDI DI NAPOLI FEDERICO II Luigi Cimmino November 12 th, Tokyo INTERNATIONAL WORKSHOP ON MUON & GEO-RADIATION PHYSICS FOR EARTH.

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.

Kuno-Group B4 Yuuki Matsumoto A report for Graduation research Development of Trigger Board for MPPC (for MuSIC experiment) A report for Graduation research.

TOF0 calibration The resolution in a given pixel can be measured before the absolute time calibration (see the plot) The expected total resolution of the.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

Y. Karadzhov MICE Video Conference Thu April 9 Slide 1 Absolute Time Calibration Method General description of the TOF DAQ setup For the TOF Data Acquisition.

Beam Loss Analysis Tool for the CTF3 PETS Tank M. Velasco, T. Lefevre, R. Scheidegger, M. Wood, J. Hebden, G. Simpson Northwestern University, Evanston,

Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan

SE-IR Corporation 11/04 Goleta, CA (805) CamIRa TM SE-IR Corporation 87 Santa Felicia Dr. Goleta, CA (805)

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.

TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.

Performance of SPIROC chips in SKIROC mode

AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 June 2009.

Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.

HCAL1 Status 2003 Oleg Gavrishchuk, JINR, Dubna 1. HCAL1 performance 2003 General design High Voltage system LED monitoring 2. Tests in muon halo beam.

CAEN November 15, 2002 Vandelli W. 1 Test Conditions Prototype fed by CAEN Module 2527 through 100 m long cables From channels status page on generator.

MiniBoone Detector: Digitization at Feed Through Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab 1.

CARIOCA (Cern and RIO Current Amplifier). The CARIOCA chip has 8 binary output, therefore DIALOG has 16 PCH as input channels and has up to 8 LCH as output.

P. Baron CEA IRFU/SEDI/LDEFACTAR WORKSHOP Bordeaux (CENBG) June 17, Functionality of AFTER+ chip applications & requirements At this time, AFTER+

FLC Group Test-beam Studies of the Laser-Wire Detector 13 September 2006 Maximilian Micheler Supervisor: Freddy Poirier.

S-2S memo WC Toshiyuki Gogami 24Apr2015.

“End station A setup” data analysis Josef Uher. Outline Introduction to setup and analysis Quartz bar start counter MA and MCP PMT in the prototype.

P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+

Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August

01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

Vendredi 18 décembre 2015 Status report on SPIROC chips Michel Bouchel, Stéphane Callier, Frédéric Dulucq, Julien Fleury, Gisèle Martin- Chassard, Christophe.

L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.

SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.

Intensity measurements using TRIC Juan Carlos Allica On behalf of: M. Andersen, D. Belohrad, L. Jensen, F. Lenardon, A. Monera, L. Søby 1.

L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.

LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.

ILD/ECAL MEETING 2014, 東京大学, JAPAN

Beam Secondary Shower Acquisition System: Front End: QIE10+GBTx+VTRx Student Meeting Jose Luis Sirvent PhD. Student 25/11/2013.

Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,

SKIROC ADC measurements and cyclic ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting Orsay June.

Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.

Sohail Musa Mahmood on behalf of SAMPA team and Norwegian group SAMPA linearity test results SAMPAmeeting

CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,

PArISROC Photomultiplier Array Integrated in Sige Read Out Chip Selma Conforti Frédéric Dulucq Christophe de La Taille Gisèle Martin-Chassard Wei

Update on works with SiPMs at Pisa Matteo Morrocchi.

- Herve Grabas - Ecole Superieure d’Electicite 1 Internship presentation - University of Chicago – 3 sept

Digitization at Feed Through R&D (2) Digitizer Performance Evaluation Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab.

PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.

1 D. BRETON 1, L.LETERRIER 2, V.TOCUT 1, Ph. VALLERAND 2 (1) LAL ORSAY - France (2) LPC CAEN - France Super Nemo Absolute Time Stamper A high resolution.

Digitization at Feed Through Wu, Jinyuan Fermilab Feb

28/11/02Guy Dewhirst1 Ultra Light Weights Method Guy Dewhirst Imperial College London.

J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)

29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

The AGET chip Circuit overview, First data & Status

1 MPPC Timing Resolution Akito Kobayashi Shinshu University Table of contents ・ Timing Resolution ・ Set up ・ data treatment ・ result(1) ・ result(2) ・ result(3)

1 PARISROC2 ADC Measurements A. EL BERNI 28/05/2010.

STATUS OF SPIROC measurement

Front-end Electronic for a neutrino telescope : a new ASIC SCOTT

vXS fPGA-based Time to Digital Converter (vfTDC)

Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang

ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,

96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output

R&D activity dedicated to the VFE of the Si-W Ecal

Update of time measurement results with the USB WaveCatcher board & Electronics for the DIRC-like TOF prototype at SLAC D.Breton , L.Burmistov,

Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.

FPGA implementation of a multi-channels, 1 ns time resolution, multi-hit TDC Lorenzo Iafolla Lorenzo Iafolla SuperB Workshop.

Electronics for the E-CAL physics prototype

Christophe Beigbeder/ ETD PID meeting

Next generation 3D digital SiPM for precise timing resolution

Jean-Francois Genat, Sam Meehan, Eric Oberla August 26th 2009

X. Zhu1, 3, Z. Deng1, 3, A. Lan2, X. Sun2, Y. Liu1, 3, Y. Shao2

The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff

Preliminary tests and results on the TDC

Presentation transcript:

PARISROC V2 Tests and Results on the TDC Sébastien Drouet – Bengyun Ky – Eric WanlinIPN Orsay

PARISROC2 TDC Principle: 2 Ramps recovery Ramp 1 and 2: global Memory Cell: individual To ADC Memory cell X2 Multiplexor 1 channel Event Discriminator

Analog and Digital Probes StartRamp1 and 2 StartRamp1, Ramp1 and 2

Simulation versus Reality Voltage span: [1.34 to 2.67] = 1.33 V Time span: [312ns to 448ns] = 136ns Voltage span: 1.39 V Time span: 137ns Recovery: 37ns Analog Probe Output (Scope view)

Ramp reconstruction setup ASIC setup: ◦ Channel 0 unmasked, other masked ◦ External Trigger Generator setup: ◦ Synchronization with StartRamp1 (digital Probe1) ◦ Output connected to trig_ext pin ◦ Output delayed by 1ns step, from 0 to 399ns

Ramp1 Reconstruction Linear zone between 95ns and 234ns ResolCap1=219.4ps/ch RésolCap2=219.2ps/ch Fit difference = 5.3m ch/m Peak to peak Fit Error = 0.53 ch = 116ps INL Error = ± 6.7ch = ±1.47ns Non- linearity due to ramp2 reset

Ramp1 Noise CapacitorRow Noise (Quadratic Mean) TDC Noise (Quadratic Mean) Max TDC Noise Cap10.68ch = 149ps104ps359ps Cap20.65ch = 142ps93ps334ps This plot is the row data noise for each step of 1ns. Do not forget that the generator have a 107ps jitter.

Ramp2 Reconstruction Linear zone between 95ns and 234ns ResolCap1=217.4ps/ch RésolCap2=217.3ps/ch Fit difference = 2.7m ch/m Peak to peak Fit Error = 0.27 ch = 59ps INL Error = 7.4ch = ±1.61ns Non- linearity due to ramp2 reset

Ramp2 Noise CapacitorRow Noise (Quadratic Mean) TDC Noise (Quadratic Mean) Max TDC Noise Cap10.67ch = 146ps99ps317ps Cap20.68ch = 148ps102ps310ps This plot is the row data noise for each step of 1ns. Do not forget that the generator have a 107ps jitter.

Ramps Reconstruction RAMP1 ResolCap1=220.1 ps/ch RésolCap2=219.8 ps/ch DiffCap1Cap2 = 9.08 ch Fit difference = 6.4m ch/m Peak to peak Fit Error = 0.64 ch = 141ps INL Error = ± 6.4ch = ±1.41ns RAMP2 ResolCap1=217.6 ps/ch RésolCap2=217.7 ps/ch DiffCap1Cap2 = 1.31 ch Fit difference = 2.8m ch/m Peak to peak Fit Error = 0.28 ch = 61ps INL Error = ± 7.1ch = ±1.54ns

Ramps Noise CapacitorRow Noise (Quadratic Mean) TDC Noise (Quadratic Mean) Max TDC Noise Ramp1.Cap10.69ch = 152ps108ps337ps Ramp1.Cap20.66ch = 145ps98ps340ps Ramp2.Cap10.71ch = 154ps111ps299ps Ramp2.Cap20.73ch = 159ps118ps364ps These plots are the row data noise for each step of 1ns. Do not forget that the generator have a 107ps jitter.

Ramp reconstruction setup ASIC setup: ◦ Channel 0 unmasked, other masked ◦ External Trigger ◦ Descreased TDC bias currents  goal: decreased ramp reset pertubations Generator setup: ◦ Synchronization with StartRamp1 (digital Probe1) ◦ Output connected to trig_ext pin ◦ Output delayed by 1ns step, from 0 to 399ns

Ramps Reconstruction

RAMP1 ResolCap1 = ps/ch RésolCap2 = ps/ch DiffCap1Cap2 = 9.8 ch Fit difference = 5.9m ch/m Peak to peak Fit Error = 0.59 ch = 128ps INL Error = ± 3.1ch = ±674ps RAMP2 ResolCap1=216.3 ps/ch RésolCap2=216.4 ps/ch DiffCap1Cap2 = 1.06 ch Fit difference = 1.4m ch/m Peak to peak Fit Error = 0.14 ch = 30ps INL Error = ± 2.4ch = ±519ps

Ramps Noise CapacitorRow Noise (Quadratic Mean) TDC Noise (Quadratic Mean) Max TDC Noise Ramp1.Cap10.67ch = 146ps99ps322ps Ramp1.Cap20.68ch = 148ps102ps306ps Ramp2.Cap10.71ch = 154ps111ps341ps Ramp2.Cap20.68ch = 147ps101ps356ps These plots are the row data noise for each step of 1ns. Do not forget that the generator have a 107ps jitter.

CH0 / CH15 Comparasion

Conclusion Descreased TDC bias currents  decreased ramp reset pertubations! No noise difference between the use of lab power supply and of PMm² card converters It seems that Ramps on CH0 and CH15 are identical After calibration and correction, the precision will be ±111ps (quadratic mean noise) or ±356ps (max noise)