Update on the activities in Milano M. Citterio and N. Neri on behalf of INFN and University of Milan SuperB Meeting: SVT Parallel Session.

Slides:



Advertisements
Similar presentations
Present Status of GEM Detector Development for Position Counter 1.Introduction 2.GEM 3.Readout Board 4.Fabrication Test 5.Large GEM 6.Readout Electronics.
Advertisements

Layer 0 Grounding Requirement in terms of noise performance Grounding/Shielding studies with L0 prototype Summary Kazu Hanagaki / Fermilab.
General needs at CERN for special PCB’s Philippe Farthouat CERN.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Status and outlook of the Medipix3 TSV project
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
13 Dec. 2007Switched Capacitor DCDC Update --- M. Garcia-Sciveres1 Pixel integrated stave concepts Valencia 2007 SLHC workshop.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
1 Module and stave interconnect Rev. sept. 29/08.
L. Greiner 1IPHC meeting – September 5-6, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal Szelezniak,
Situation with industry Rui de Oliveira RD51 CERN October
Design studies of a low power serial data link for a possible upgrade of the CMS pixel detector Beat Meier, Paul Scherrer Institut PSI TWEPP 2008.
Phase 2 Tracker R&D Background: Initial work was in the context of the long barrel on local tracklet- based designs. designs of support structures and.
EP/ED group meeting1 ALICE PIXELS DETECTOR.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
Pixel 2000 Workshop Christian Grah University of Wuppertal June 2000, Genova O. Bäsken K.H.Becks.
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
Design and development of micro-strip stacked module prototypes for tracking at S-LHC Motivations Tracking detectors at future hadron colliders will operate.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
29-Jun-09H. Henschel DESY (Zeuthen) 1 Frontend Interface Summarize.
Assumptions: Cockcroft-Walton photomultiplier bases are the same for all ECAL sections Digital to analog converters are installed on the distribution boards.
Local Supports to IDR Discussion ATLAS Upgrade Week November 2014.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
27/01/2012Mauro Citterio - SVT TDR Meeting - Pisa1 Pheripheral Electronics Mauro Citterio INFN Milano.
Mauro Citterio Milano, PP2/Services - an update - Mauro Citterio INFN Milano Type II cables  Layout in progress  Duplication of VVDC wires.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
Status of SVT front-end electronics M. Citterio on behalf of INFN and University of Milan XVII SuperB Workshop and Kick Off Meeting: ETD3 Parallel Session.
SLHC SCT Hybrid (CERN 2nd July 2007)1 SLHC SCT Hybrid Concept Ashley Greenall The University of Liverpool.
Update on HDI design and peripheral electronics in Milano M. Citterio on behalf of INFN and University of Milan XVII SuperB Workshop and Kick Off Meeting:
I.Rashevskaya- SVT Meeting - Frascati SuperB SVT Strip Pairing: impact on the capacitance value Irina Rashevskaya, Luciano Bosisio, Livio.
L. Bosisio - 2nd SuperB Collaboration Meeting - Frascati SuperB SVT Update on sensor and fanout design in Trieste Irina Rashevskaya, Lorenzo.
G. RizzoSVT Meeting – April, SVT Update SVT bi-weekly Meeting - April, Giuliana Rizzo Universita’ & INFN Pisa Group Organization & WBS.
Update on the Bus, the HDI and peripheral electronics M. Citterio on behalf of INFN Milano and University of Milan SuperB Workshop: SVT Meeting.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
G. RizzoSVT Status – SuperB Workshop, SLAC Oct SVT- Status Update on R&D activities for TDR X SuperB General Meeting Workshop SLAC – Oct. 6-9,
SVT detector Electronics Status Overview: - SVT design status - F.E. chips - Electronic design - Hit rates and data volumes - TDR Mauro Villa INFN & Università.
SiW Electromagnetic Calorimeter - The EUDET Module Calorimeter R&D for the within the CALICE collaboration SiW Electromagnetic Calorimeter - The EUDET.
De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.
SuperB SVT HDI for Layer 0 HDI Detector and Fan-out.
G. RizzoSVT - SuperB Workshop – Paris 16 Feb SVT Plans for TDR Activities since Elba Meeting Plans for TDR preparation Giuliana Rizzo Universita’
Update on & SVT readout chip requirements
Mauro Citterio - Mi meeting
Update on the activities in Milano
Update on pixel module interfaces On behalf of INFN Milano
Plans for pixel module integration electronics
Mauro Citterio, Fabrizio Sabatini
Update on SVT electronics
Preliminary thoughts on SVT services
Milano Activities: an update Mauro Citterio On behalf of INFN Milano
SVT – SuperB Workshop – SLAC 6-9 Oct 2009
INFN Pavia and University of Bergamo
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
Hybrid Pixel R&D and Interconnect Technologies
SVT front-end electronics
Status of the CERN chopper.
SuperB SVT Silicon Sensor Requirements
Pixel Module Interfaces Mauro Citterio On behalf of INFN Milano
& pixel module interfaces On behalf of INFN Milano
SuperB SVT Update on Sensor and Fanout Design in Trieste/Como
SuperB SVT Definition of sensor design and z-side connection scheme
SuperB SVT Silicon Sensor Geometry Optimization
SVT detector electronics
SVT detector electronics
SVT – SuperB Workshop – Frascati Sept. 2010
Perugia SuperB Workshop June 16-19, 2009
Presentation transcript:

Update on the activities in Milano M. Citterio and N. Neri on behalf of INFN and University of Milan SuperB Meeting: SVT Parallel Session

Bus status (1 of 2) Production of BUS is finally starting The layout is final and «single» layers are at the beginning of the production Opening on the ground/power planes have been agreed upon Production will take approximately 5 weeks Bonding Scheme (Bus to Sensor and FE chip).... We really hope is it acceptable to Pisa  see next slide Frascati, Dec 2011

Bus bonding Scheme (2 of 2 It could be feasible at least for the prototype phase Frascati, Dec 2011

Fan-out layer 0 First exercise made using CERN information Two layer of Kapton + Aluminum Kapton thickness ~ 20 um Aluminum thickness ~ 10 um Glue ~ 10 um Pitch ~ 70 um It could maybe be reduced if the results on prototypes are encouraging. Real limit could be 60 um Frascati, Dec 2011

Striplets L0 detector and fan-out: case study W=12.9 mm L=97.0 mm … … … … 595 full length strips 173 shorter strips 900 um shortest strip TOP-view BACKWARD side FORWARD side Dead-A 0.2 mm2 50 um pitch ACTIVE AREA From F.B.design: L=104.0mm-W=12.9mm R=15.0mm Z Frascati, Dec 2011

Detector not yet optimized Reasonable for this exercise W=12.9 mm of active area ~ 173 shorter strips … … … … From F.B.design: L=104.0mm-W=12.9mm R=15.0mm ~ 595 full length strips Goal: fan-out widtht ~ 31 mm Frascati, Dec 2011

Fan out made of two layers: case study … … … … 173 shorter strips Drawing not to scale !!!! Staggering to compensate pitch towards ICs Staggering to compensate different pitch in bonding Frascati, Dec 2011

Outermost layer ~ drives half of the strips ~ 30.1 mm Frascati, Dec 2011

Innermost Layer ~ drives half of the strips ~ 31.9 mm Frascati, Dec 2011

MaterialX 0 (cm)Thickness (μm)X 0 (%) Glue2840x2= Kapton28.620x2= Al x1= Total Amount of material for Layer side Al Kapton Glue Al Kapton Glue Sensor Cross section Frascati, Dec 2011

FanoutX 0 (%) side (x 2.0) Total amount of Fanout material for Layer0 MaterialX 0 (%) overlap (x 2.0 ) Overlap material is at larger radius wrt L0 sensor Frascati, Dec 2011

SuperB HDI Some Open Issues No systematic impedance control Limited possibility to change the dielectric layer thickness with the standard process. By print screening company prefers a standard “3 pass” procedure  dielectric thickness ~ 50 um. Some avenue to be pursued: a)evaluate the usage of dielectric in tape (predefined thickness)  limited choices of thick film materials compatible with AlN b)Mix AlN and Al2O3 materials. Possible after the first power/ground layer. Clock lines were “qualified” by try and test in Babar Difficult prediction of Z  dielectric constant usually not well specified by material manufacturer (ex. in next slide) Some prototypes were produced to master the technology Same approach to be pursued. Of particular interest is the implementation of differential lines (digital signal ~ MHz) Prototype: small substrate (length counts), two layer (plane and one signal), array of lines of minimum size (number to be defined) AUREL INTEREST

AUREL is ready to produce 20 test structure on standard alumina and on AlNi to measure characteristics of various transmission lines Layout is simple, parallel lines with lenght similar to HDI lenght Signal integrity tests will be performed both at AUREL production site (Modigliana) and in Milan Alumina structrure will be used as reference SuperB HDI Impedance Test Structures Frascati, Dec 2011

Read-out chain No real activities on going on the transition card and power distribution card Some measurements on the copper tails  on-going Power lines gauges and drops will be revisited a soon as we have a nominal power consumption for the FE and HDIs  next two months Frascati, Dec 2011

Data/Clock and Control Cables Signal: 39 AWG, Bifilar magnet wires (Cu) Differential Impedance: to be measured Capacitance: 75 pF/m Propagation Delay: to be measured Dielectric costant: 2.1 Twisting is not needed for such a small wire It can not be purchased in tape - grouping of individual wires could introduce signal degradation  NSQP project at CERN Electrical test on individual pair is starting - on individual wires - on few (up to 10 couples) wires with or without a braid around the bundle Frascati, Dec 2011