NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 1 Data Compression Module ( DCM ) Tong-Long Fu Laboratory of RF-MW Photonics, Department.

Slides:



Advertisements
Similar presentations
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Advertisements

V 0.21 Audio Record/Playback Maxim 517 Audio mini jack OUT0 DIP Switch + - Vout DAC LM386PIC RA0/AN0 I2C bus Open for record Closed for playback EEPROM.
WIMS Capstone Proposal DSP Demo Abigail Fuentes Rivera Esteban Valentin Lugo Michael Ortiz Sanchez ICOM 5047 Prof Nayda Santiago.
PDACS Midterm Presentation Michelle Berger John Curtin Trey Griffin Aaron King Michael Nordfelt Jeffrey Whitted.
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Motion Tracking Recorder 360 (MTR-360) Group #1 Lee Estep Philip Robertson Andy Schiestl Robert Tate.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
Conversion Between Video Compression Protocols Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin Cooperated with:
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
Parallel JPEG2000 Compression System Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Double buffer SDRAM Memory Controller Presented by: Yael Dresner Andre Steiner Instructed by: Michael Levilov Project Number: D0713.
DSP Algorithm on System on Chip Performed by : Einat Tevel Supervisor : Isaschar Walter Accompanying engineers : Emilia Burlak, Golan Inbar Technion -
Programmable logic and FPGA
Final Presentation Packet I/O Software Management Application PISMA® Supervisor: Mony Orbach D0317 One-Semester Project Liran Tzafri Michael Gartsbein.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Presenting: Itai Avron Supervisor: Chen Koren Characterization Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
Final Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.
Dynamic Hardware Software Partitioning A First Approach Komal Kasat Nalini Kumar Gaurav Chitroda.
Eye-RIS. Vision System sense – process - control autonomous mode Program stora.
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
Input / Output CS 537 – Introduction to Operating Systems.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Basic Input Output System
Technology Date 10/17/00, Page 1 Technology s PROFIBUS Technology Chips - Modules - Development Kits.
Impulse Embedded Processing Video Lab Generate FPGA hardware Generate hardware interfaces HDL files HDL files FPGA bitmap FPGA bitmap C language software.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
ISUAL Spectrophotometer Electronics C. Ingraham. 2NCKU UCB Tohoku CDR 9 July, 2001 Spectrophotometer Electronics C. Ingraham SP Electronics Functions.
ISUAL Instrument Software S. Geller. CDR July, 2001NCKU UCB Tohoku ISUAL Instrument Software S. Geller 2 Topics Presented Software Functions SOH Telemetry.
BepiColombo/MMO/PWI/SORBET PWI meeting - Kanazawa 24/03/2006M.Dekkali MMO PWI Meeting Kanazawa University 24 th March 2006.
GLAST Large Area Telescope Instrument Flight Software Flight Unit Design Review 16 September 2004 Primary Boot Code (PBC) D. Wood Naval Research Laboratory.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
PACS IIDR 01/02 Mar 2001 On-Board Data Compression1 On-Board Data Compression Concept A. N. Belbachir Vienna University of Technology.
CHAPTER HARDWARE CONNECTION. Pin Description 8051 family members ◦ e.g., 8751, 89C51, 89C52, DS89C4x0) ◦ Have 40 pins dedicated for various functions.
Electrocardiogram (ECG) application operation – Part B Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
21-1 MAVEN IPSR October 30,31, 2012 Particles and Fields Package Pre-Ship Review October 30,31, : Flight Software Peter R Harvey Mars Atmosphere.
1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
C. Ingraham5-7 March 2001Data Processing Unit IFR1NCKU UCB Tohoku ISUAL Data Processing Unit (DPU) C. Ingraham.
Fast Fault Finder A Machine Protection Component.
FPL Sept. 2, 2003 Software Decelerators Eric Keller, Gordon Brebner and Phil James-Roxby Xilinx Research Labs.
DEPARTEMENT DE PHYSIQUE NUCLEAIRE ET CORPUSCULAIRE JRA1 - Data Acquisition Status Report Daniel Haas DPNC Genève Extended SC Meeting 1 Sep 2008.
ZPD Project Overview B A B AR L1 DCT Upgrade FDR Masahiro Morii Harvard University Design Overview Progress and Changes since CDR Current Status Plans.
SDR 7 Jun Associated Electronics Package (AEP) Curtis Ingraham.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
NCKU_UCB_Tohoku ISUAL-IFR : DCM (version 1.0) March 4, Data Compression Module ( DCM ) Tong-Long Fu Laboratory of RF-MW Photonics, Department of.
IT3002 Computer Architecture
DSP C5000 Chapter 10 Understanding and Programming the Host Port Interface (EHPI) Copyright © 2003 Texas Instruments. All rights reserved.
ROCSAT-2 Current Status of ISUAL Project Jyh-Long Chern of NCKU Yukihiro Takahashi of Tohoku University Henry Heetderks of UCB February 28, 2002.
Teaching Digital Logic courses with Altera Technology
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
Lab Environment and Miniproject Assignment Spring 2009 ECE554 Digital Engineering Laboratory.
4/27/ T7C - DCM Software Interface ISUAL DPU-to-DCM Interface and Protocol 8644-T7C Rev Description Date A Initial release 20-Feb-2001 SG B MMCB.
THEMIS CDR 1 UCB, June 16, 2004 ESA & SST (ETC) Interface Board Critical Design Review Robert Abiad University of California - Berkeley.
THEMIS Instrument CDR 1 UCB, April 20, 2004 ESA & SST (ETC) Interface Board Critical Design Review Robert Abiad University of California - Berkeley.
Software for tests: AMB and LAMB configuration - Available tools FTK Workshop – Pisa 13/03/2013 Daniel Magalotti University of Modena and Reggio Emilia.
ISUAL System Design Summary H. Heetderks / S. Harris.
CLUster TIMing Electronics Part II
Backprojection Project Update January 2002
Bluetooth connection & GAIA protocol
ISUAL Associated Electronics Package
CoBo - Different Boundaries & Different Options of
USBPix Readout System using FE-I4/A chip Status Update: Finalization of Threshold Tuning and Minor updates Jimin Kim and Austin Piehl Department of Physics.
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
"Computer Design" by Sunggu Lee
Presentation transcript:

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 1 Data Compression Module ( DCM ) Tong-Long Fu Laboratory of RF-MW Photonics, Department of Physics National Cheng Kung University, Tainan, Taiwan CDR Status Report

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 2 Outline -Status Review -Image analysis and compression ratio achieved -Hardware Review -Function Testing -Conclusions

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 3 Status Review Works have been done: 1.All measurement instruments and tools ready 2. Testing environment ready 1.Interface with MMCB/DPU discussed/reviewed. 2.Compete ETU version A. Hardware Software 1.Carry out image testing and analysis 2.Settle coding scheme. 3.Check coding size and memory map. 4.complete FPGA Design. future works: Hardware Software Testing and Integration testing. Code Optimization

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 4 Image Analysis Image analysis Coding work flow Windowing method Compression code and compression ratio achieved Programming –Code size, …

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 5 1.Typical Images are Sprite Image Aurora Image Airglow Image 2.Other type of data (from SOH,SP,AP) - minor issue Image Analysis (1) for Image Compression Typical 512x128 image will be directly compressed Most critical

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 6 Image Analysis (2) for sprite x y x y x y Star and lightning will also be picked up. Threshold and window size are critical.

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 7 Image Analysis (3) for Sprite x y y x y x Star and lightning will also be picked up. Threshold and window size are critical.

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 8 Image Analysis (4) for Sprite x y x y x y The background of image is too noisy. Coding scheme and automatic window selection are difficult.

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 9 Image Analysis (4) for Sprite y y x y x x This image has two sprites simultaneously Imaging should be compared every two successive images.

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 10 Coding work flow IMAGE DATA Store Image Sprite image Windowing image yes No Store 2 images Coding Image Packet IMAGE DATA (range code) (windowing code)

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 11 Windowing Method Image input Store 2 images in the DCM Do low pass filtering Compare two images, search different parts (high value ) Store windowing parameters Set values outsize the windows to be zero Coding image

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 12 Windowing Parameters -Windowing an optimized windowing need to optimize - Window Size -we need to determine 16x16,32x32,64x64) -Image ordering -we need to record the order of image stored - Threshold for windowing CDI Command or MMCB * We need to include the selection of windowing parameter in CDI and/or MMCB

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 13 Compression Code (1) range code Use range coding 66K  19K 66K  7K Compression ratio: 3.5 Compression ratio: 9.4 range coding is only an 1D data compression coding. It is not a good compression algorithm for image coding. BMP file

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 14 Compression Code (2) Predictor code and range code Use PGM file Rangecode : compression ratio  4 Huffman code + Predictor code : compression ratio  4.85 (Lossless JPEG standard method) No good data for coding and some data like noise. Call “weeds in a football field”. A problem for lossless compression coding Predictor coding

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 15 Compression Code (3) comparison with a commercial Company AB CD A B C D Compression ratio  6.7:1 (order 4) 5.0:1 Compression ratio  2.1:1 (order 3) 2.0:1 Compression ratio  4.5:1 (order 3) 3.2:1 Compression ratio  2.0:1 (order 4) 1.85:1 Company code Range code

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 16 Company Phone: (813) x303 FAX: (813) Pegasus - BETTER DIGITAL IMAGINGhttp://medical.jpg.com

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 17 Compression Code (4) general image PGM file Range code : compression ratio  3 Huffman code + Predictor code : compression ratio  6.9 (Lossless JPEG standard method) We need to get the standard sample image to do coding optimization. Typical image needs to have the same parameters of image. e.g. Histogram, pixel/bits.

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 18 Programming Consideration(1) Memory Size Memory Size: 1. BIOS (EEPROM ) 32K x 48 (Control code and some compression code) 2. Program Memory (SRAM) 128K x Total 768 bytes 3. Data Memory (SRAM) 128K x 40

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu x 128 Pixel : (16bits / Pixel ) 128k byte (1) If we use C code to program DSP, we can only use the limited integer type. Type of Integer : ( 32bits / Pixel ) So store two images = total Data memory of DCM (2) Suggested solution : 1. Change to write the codes in assembler. Programming Consideration(1) Image Memory Size

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 20 -Range code only 24K bytes (without global data setup) Programming Consideration(3) code size

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 21 Compression Coding Summary 1.All simulation of image is 8 bits image. (Need to consider about 16 bits) 2.Range Code + Predictor Code + Windowing Code is the finial scheme of coding. 3.All Program size < 200 Kbytes. 4.PLB section in MMCB is to store the upload program. If we want to let DCM to have new upload program code, then DCM will load program from PLB in the MMCB. 5.If we need do movie compression coding of Aurora Image,we maybe need more memory for coding.

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 22 Hardware Review Interface summary List of key parts Modification since IFR PCB Memory size

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 23 Hardware Review(1) Interface summary Interface - Between DPU and DCM 1.DCM_BSY 2.DCM_ATN 3.CDI-CCLK 4.CDI-DAT 5.CDI-STB - Between MM and DCM 1. Address Bus (26bits) 2. Data Bus (32bits) 3. Read/Write enable 4. DMACK

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 24 Hardware Review (2) Parts list Flight model ETUNotes DSP RH ADSP ETU : Hz The DSP is 4x FPGA RH1280A1280 (A54SX) The first step,we use A54SX to test function since A1280A is too expansive SRAM HX6228IDT71024Note:Power consumption is not the same PROM 27C EEPROM No UsedAT28C256During testing, we also use EEPROM to test our codes. TTL 74AC1474LS

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 25 Hardware (3) Modification since IFR Due to the limit of ADI DSP chip, we have to make the following modifications -- Program Memory: (now 128K x 48) -- Data Memory: (now 128K x 40) -- EEPROM Memory: (now 128K x 48)

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 26 Hardware (4) PCB configuration -ADSP21020 DIP and SMD -FPGA A1280A FPGA A54SX six ERPOM in this

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 27 Hardware (5) PCB

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 28 Hardware (6) FPGA Note Target Part: 54sx16p-s -Combinational Cells: 181 of 924 (20%) -Sequential Cells: 167 of 528 (32%) -Total Cells: 348 of 1452 (24%) -Clock Buffers: 2 -IO Cells: 44

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 29 Hardware (7) FPGA Note

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 30 Hardware (8) Memory Size DeviceSize(Now) Max Size Notes BIOS 27C256 5 Ea 32k (long words) 128K (long words) Testing code, initial value Interface Memory of DCM IPM (Internal Program Memory) HX Ea 128k (long words) 48bits 1024k (long words) 48 bits Program temp Memory Interface Memory of DCM IDM(Internal Data Memory) HX Ea 128k (words) 1024k (words) Data temp Memory MM ??~ support 26 bits address line Up to 32 bits address line Program ; data

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 31 Function Testing Testing tools Testing ports

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 32 Function Testing (1) Testing Tools -ICE: Coding debugging - Board Testing: CDI Testing Interrupt Testing -Silicon II: FPGA Testing DCM

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 33 Function Testing (2) Tool Description (1) Using Testing Port : FPGA ALTERA EPF10 1. Program function form LPT1. 2. Support 10MHz and 2 MHz clock. 3. Connect Testing Port. (2) Using ICE Testing : 1.Testing Program Code. 2. Testing Memory Save and Load. (3)Using FPGA Silicon Testing Port: Testing FPGA action function.

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 34 Testing Function (3) Testing Ports Bus Signal

NCKU_UCB_TohokuISUAL-IFR : DCM (version 2.0) July 9, 2001Tong-Long Fu 35 Conclusions -Schedule July : 1. Hardware Testing and Software Testing. 2. Check integration testing schedule. (build up a testing environment in UCB during CDR.) August : 1.Optimize coding 2. Finalize DCM ETU board testing. September: 1. Finalize all testing