Modifications to Support Multiple Crates with the TI Ed Jastrzembski – 9/16/09.

Slides:



Advertisements
Similar presentations
New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.
Advertisements

A 250 MHz Level 1 Trigger and Distribution System for the GlueX Experiment David Abbott, C. Cuevas, E. Jastrzembski, F. Barbosa, B. Raydo, H. Dong, J.
GlueX Collaboration Meeting June 3-5, GeV Trigger Electronics R. Chris Cuevas 1.Hardware Status  Production Updates 2.DAq and Trigger Testing 
Level-1 Trigger Commissioning H.Dong, A.Somov Jefferson Lab Trigger Workshop, Jul 8, 2010.
Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,
ESODAC Study for a new ESO Detector Array Controller.
GlueX Collaboration Meeting May 12-14, GeV Trigger Electronics R. Chris Cuevas Trigger Hardware/Firmware Status  Global Trigger  Installation.
Lesson 1: Configuring Network Load Balancing
1 © 2004, Cisco Systems, Inc. All rights reserved. Wireless LAN bridge.
Terminal Services Terminal Services is the modern equivalent of mainframe computing, in which servers perform most of the processing and clients are relatively.
1.Status update from May 2011  FADC250 and Trigger modules  Two crate testing success 2.Schedule  How about those requirements?  What’s happened since.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
 Brief status update of DAQ/Trigger production hardware  Firmware development for HPS application  CLAS12 CTP ‘upgrade’ notes  Summary Status of the.
TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Remote Firmware Down Load. Xilinx V4LX25 Altera Stratix Control Altera Stratix Control Xilinx V4FX20 EPROM XCF08 EPROM XCF08 EPROM EPC16 EPROM EPC16 EPROM.
Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.
GlueX Collaboration Meeting February , GeV Trigger Electronics R. Chris Cuevas Hardware Status ( A top down view,, )  Global Trigger Processing.
OPTO Link using Altera Stratix GX transceiver Jerzy Zieliński PERG group Warsaw.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
Local Trigger Unit (LTU) status T. Blažek, V. Černý, M. Kovaľ, R. Lietava Comenius University, Bratislava M. Krivda University of Birmingham 30/08/2012.
1 Timo Korhonen PSI 1. Concepts revisited…again 3. New (Diamond) cards features and status 4. EPICS interface 5. Conclusions SLS & Diamond Timing System.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 8/21/2015 The University of Chicago.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Trigger Interface and Distribution J. William Gu Jefferson Lab 1. What is TID 2. TID Structure and functions 3. Possible usage in the system 4. TID related.
CKM Data Source System CKM Electronics Group July 2003.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Upgrade to the Read-Out Driver for ATLAS Silicon Detectors Atlas Wisconsin/LBNL Group John Joseph March 21 st 2007 ATLAS Pixel B-Layer Upgrade Workshop.
PROGRESS ON ENERGY SUM ELECTRONIC BOARD. VXS Backplane Energy Sum 18 fADC VME64 High Speed Serial VME64 16 CH Detector Signals Crate Sum to Trigger Energy.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
GlueX Collaboration Meeting 12GeV Trigger Electronics 10 May 2010 R. Chris Cuevas 1.FY10 Project Goals  Update from January 2010 Collaboration Meeting.
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
Status of TRD Pre-trigger System K. Oyama, T. Krawutschke, A. Rausch, J. Stachel, P. von Walter, R. Schicker and M. Stockmeier for the T0, V0, and TRD.
Monday December DESY1 GDCC news Franck GASTALDI.
09/01/2016James Leaver SLINK Current Progress. 09/01/2016James Leaver Hardware Setup Slink Receiver Generic PCI Card Slink Transmitter Transition Card.
Bottom half – ch 0-5 placed & routed FE PS PROC FIFO TRIG OSC RX/SHAP ADC DAC VME.
Electronics for HPS Proposal September 20, 2010 S. Boyarinov 1 HPS DAQ Overview Sergey Boyarinov JLAB June 17, 2014.
US Peripheral Crate VMEbus Controller Ben Bylsma EMU – ESR CERN, November 2003.
ESS Timing System Prototype 2012 Miha Reščič, ICS
VFC-HD PROJECT STATUS AND OUTSTANDING SEPTEMBER 2015.
A. KlugeFeb 18, 2015 CRU form factor discussion & HLT FPGA processor part II A.Kluge, Feb 18,
APEX DAQ rate capability April 19 th 2015 Alexandre Camsonne.
Lecture 11 B-ISDN. Broadband ISDN In 1988, CCITT issued the first two recommendations relating to the broadband ISDN called B-ISDN. This system is defined.
GTP Update 3 March Cuevas. CPUPP17PP15PP13PP11PP09PP07PP05PP03PP01SWASWBPP02PP04PP06PP08PP10PP12PP14PP16PP18 64x***SSP GTPA GTPB SSP TI DP1LVPECL.
Level-1 Trigger Commissioning Status A.Somov Jefferson Lab Collaboration Meeting, May 10, 2010.
Hall–D Level-1 Trigger Commissioning Part II A.Somov, H.Dong Jefferson Lab 12 GeV Trigger Workshop, July 8, 2010  Play Back Test Vector in Hall-D commissioning.
Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.
TLU plans 21/03/20161 D. Esperante, Velo upgrade meeting.
DAQ Selection Discussion DAQ Subgroup Phone Conference Christopher Crawford
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
Status and Plans for Xilinx Development
Super BigBite DAQ & Trigger Jens-Ole Hansen Hall A Collaboration Meeting 16 December 2009.
A 250 MHz Level 1 Trigger and Distribution System for the GlueX Experiment David Abbott, C. Cuevas, E. Jastrzembski, F. Barbosa, B. Raydo, H. Dong, J.
Trigger for MEG2: status and plans Donato Nicolo` Pisa (on behalf of the Trigger Group) Lepton Flavor Physics with Most Intense DC Muon Beam Fukuoka, 22.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
DAQ and TTC Integration For MicroTCA in CMS
Production TI board picture
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
MicroTCA Common Platform For CMS Working Group
ECAL OD Electronic Workshop 7-8/04/2005
JLAB Front-end and Trigger Electronics
Matrix Processor / Backplane Design Details
New Crate Controller Development
Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez
The Trigger Control System of the CMS Level-1 Trigger
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
Presentation transcript:

Modifications to Support Multiple Crates with the TI Ed Jastrzembski – 9/16/09

SERDES MANCHESTER DECODER FPGA CLOCK CONTROL VME P1 P2 VXS CLK250 CLK125 CLK31.25 TRIG1 TRIG2 SYNC_R BUSY TRIGLINK STATUS CLKSYNC CLK250 Basic TI Architecture HFBR 7934

HFBR 7934 SERDES MANCHESTER DECODER FPGA CLOCK CONTROL VME P1 P2 VXS CLK250 CLK125 CLK31.25 TRIG1 TRIG2 SYNC_R BUSY TRIGLINK STATUS CLKSYNC CLK250 HFBR 7934 TRIGLINK STATUS CLKSYNC CLK250 SERDES (up to 4) MANCHESTER ENCODER CLOCK GEN EXT_TRIG Enhanced TI Architecture / 8 P0

Implement TD function on TI Implement basic TS functions on TI (handle multiple external triggers) Note that HFBR7934 has 4 transmit /receive pairs Can also use upper HFBR7934 to transmit TRIGGER / CLK250 / CLKSYNC and receive STATUS Supports up to 6 crates in a group (local + 5 remote) Additional fiber runs are necessary for crates in a group HFBR7934 are expensive (~$500 each), so cannot install on every TI HFBR7934 uses socket, so easy upgrade Need only one upgraded TI per group If a group has more than 6 crates, install another trigger distribution crate (TS, SD, TD) Option to use FPGA with integrated SERDES (Xilinx, Altera)

Can configure (FPGA) fiber port to be either in TI mode (receive trigger data) or TD mode (transmit trigger data) Allows for grouping of crates while system fiber connections remain in place (see Figure)

TI TD TI MASTER TI GROUP FIBER RUN SYSTEM FIBER RUN