Development of DAQ-Middleware Y. Yasu a, K. Nakayoshi a, H. Sendai a, E. Inoue a, M. Tanaka a, S. Suzuki a, S. Satoh a, S. Muto a, T. Otomo a, T. Nakatani.

Slides:



Advertisements
Similar presentations
PARMON A Comprehensive Cluster Monitoring System PARMON Team Centre for Development of Advanced Computing, Bangalore, India Contact: Rajkumar Buyya
Advertisements

Welcome to Middleware Joseph Amrithraj
© 2003, Cisco Systems, Inc. All rights reserved..
T-FLEX DOCs PLM, Document and Workflow Management.
Embedded Transport Acceleration Intel Xeon Processor as a Packet Processing Engine Abhishek Mitra Professor: Dr. Bhuyan.
Shelf Management & IPMI SRS related activities
Data Logger for Environmental Monitoring Stations and Networks
Building an Application Server for Home Network based on Android Platform Yi-hsien Liao Supervised by : Dr. Chao-huang Wei Department of Electrical Engineering.
Understanding and Managing WebSphere V5
SiTCP and possibility of collaboration for Accelerator Control and Data Acquisition T. Obina, KEK 16/Jun/2011 EPICS Collaboration Meeting, NSRRC, Hsinchu,
Web Servers Web server software is a product that works with the operating system The server computer can run more than one software product such as .
Framework for Automated Builds Natalia Ratnikova CHEP’03.
The Application of DAQ-Middleware to the J-PARC E16 Experiment E Hamada 1, M Ikeno 1, D Kawama 2, Y Morino 1, W Nakai 3, 2, Y Obara 3, K Ozawa 1, H Sendai.
Introduction To Computer System
Technical aspects of OpenRTM-aist Geoffrey Biggs Intelligent Systems Research Institute National Institute of Advanced Industrial Science and Technology.
Chapter 6 Configuring Windows Server 2008 Printing
Boosting Event Building Performance Using Infiniband FDR for CMS Upgrade Andrew Forrest – CERN (PH/CMD) Technology and Instrumentation in Particle Physics.
第十四章 J2EE 入门 Introduction What is J2EE ?
1 Apache. 2 Module - Apache ♦ Overview This module focuses on configuring and customizing Apache web server. Apache is a commonly used Hypertext Transfer.
ETRAX CRIS architecture and Xilinx FPGA Peter Zumbruch Experiment control systems group GSI (KS/EE)
PARMON A Comprehensive Cluster Monitoring System A Single System Image Case Study Developer: PARMON Team Centre for Development of Advanced Computing,
EPICS at APS in June.2006, n.kami, KEK J-PARC Status N. Kamikubota, KEK and J-PARC Control members * Try to enhance updates in the last 1 year.
N33-6 NSS2006 Development of a TCP/IP Processing Hardware 1,2) Tomohisa Uchida and 2) Manobu Tanaka 1) University of Tokyo, Japan 2) High Energy Accelerator.
ATCA based LLRF system design review DESY Control servers for ATCA based LLRF system Piotr Pucyk - DESY, Warsaw University of Technology Jaroslaw.
Implement An Online Management System for PBX Presented by: Bui Phuong Nhung Advisor: Dr. Wei, Chao-Huang.
© 2004 Mercury Computer Systems, Inc. FPGAs & Software Components Graham Bardouleau & Jim Kulp Mercury Computer Systems, Inc. High Performance Embedded.
Increasing Web Server Throughput with Network Interface Data Caching October 9, 2002 Hyong-youb Kim, Vijay S. Pai, and Scott Rixner Rice Computer Architecture.
March 2008EPICS Meeting in Shanghai1 KEKB Control System Status Mar Tatsuro NAKAMURA KEKB Control Group, KEK.
DABCDABC J. Adamczewski-Musch, H.G. Essel, S. Linev Software development for CBM DAQ J. Adamczewski-Musch, H.G. Essel, S.
7. CBM collaboration meetingXDAQ evaluation - J.Adamczewski1.
Eugenia Hatziangeli Beams Department Controls Group CERN, Accelerators and Technology Sector E.Hatziangeli - CERN-Greece Industry day, Athens 31st March.
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Clara Gaspar, March 2005 LHCb Online & the Conditions DB.
Online Software 8-July-98 Commissioning Working Group DØ Workshop S. Fuess Objective: Define for you, the customers of the Online system, the products.
News on GEM Readout with the SRS, DATE & AMORE
© Paradigm Publishing, Inc. 4-1 Chapter 4 System Software Chapter 4 System Software.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
HIGUCHI Takeo Department of Physics, Faulty of Science, University of Tokyo Representing dBASF Development Team BELLE/CHEP20001 Distributed BELLE Analysis.
August 2003 At A Glance The IRC is a platform independent, extensible, and adaptive framework that provides robust, interactive, and distributed control.
DoE Review January 1998 Online System WBS 1.5  One-page review  Accomplishments  System description  Progress  Status  Goals Outline Stu Fuess.
ICALEPCS 2007 The Evolution of the Elettra Control System The evolution of the Elettra Control Sytem C. Scafuri, L. Pivetta.
Online Monitoring System at KLOE Alessandra Doria INFN - Napoli for the KLOE collaboration CHEP 2000 Padova, 7-11 February 2000 NAPOLI.
Data transfer performance of SRS (J-PARC E16 Experiment) YUHEI MORINO RIKEN Nishina Center 1.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Hands-On Microsoft Windows Server 2008 Chapter 5 Configuring Windows Server 2008 Printing.
Event Management. EMU Graham Heyes April Overview Background Requirements Solution Status.
Markus Frank (CERN) & Albert Puig (UB).  An opportunity (Motivation)  Adopted approach  Implementation specifics  Status  Conclusions 2.
1 DAQ.IHEP Beijing, CAS.CHINA mail to: The Readout In BESIII DAQ Framework The BESIII DAQ system consists of the readout subsystem, the.
Online Software November 10, 2009 Infrastructure Overview Luciano Orsini, Roland Moser Invited Talk at SuperB ETD-Online Status Review.
Generic and Re-usable Developments for Online Software Slow Control, Configuration, Data Format & Online Processing Shebli Anvar, CEA Irfu January 12,
May 18th, 2003 RT2003, Montreal1/100 MIDAS Short Course Stefan Ritt (Paul Scherrer Institute, Switzerland) Pierre André Amaudruz (TRIUMF, Canada)
Fermilab Control System Jim Patrick - AD/Controls MaRIE Meeting March 9, 2016.
Fermilab Scientific Computing Division Fermi National Accelerator Laboratory, Batavia, Illinois, USA. Off-the-Shelf Hardware and Software DAQ Performance.
SDN controllers App Network elements has two components: OpenFlow client, forwarding hardware with flow tables. The SDN controller must implement the network.
The Holmes Platform and Applications
Gu Minhao, DAQ group Experimental Center of IHEP February 2011
Data transmission system for 2D-SND at CSNS
Functionality of DAQ-Middleware
© 2002, Cisco Systems, Inc. All rights reserved.
Current Generation Hypervisor Type 1 Type 2.
Progress and Status Report
Introduction of Week 3 Assignment Discussion
Interoperability of Digital Repositories
Chapter 2: The Linux System Part 1
Cloud computing mechanisms
Linux and TCP/IP Networking
AIMS Equipment & Automation monitoring solution
The Performance and Scalability of the back-end DAQ sub-system
An XML-based System Architecture for IXA/IA Intercommunication
Presentation transcript:

Development of DAQ-Middleware Y. Yasu a, K. Nakayoshi a, H. Sendai a, E. Inoue a, M. Tanaka a, S. Suzuki a, S. Satoh a, S. Muto a, T. Otomo a, T. Nakatani b, T. Uchida c, N. Ando d, T. Kotoku d, S. Hirano d a High Energy Accelerator Research Organization (KEK), 1-1 Oho, Tsukuba, Ibaraki, , Japan b J-PARC Center, Tokai-mura, Naka-gun, Ibaraki, , Japan c The University of Tokyo, Hongo, Bunkyo-ku, Tokyo, , Japan d National Institute of Advanced Industrial Science and Technology (AIST) AIST Tsukuba Central 2, Tsukuba, Ibaraki , Japan March

Contents Feature of DAQ-Middleware Performance of DAQ-Middleware DAQ-Middleware activity at J-PARC Conclusions March

Feature of DAQ-Middleware March

DAQ-Middleware based on RT-Middleware DAQ-Middleware is a software framework of network-distributed DAQ system based on Robot Technology (RT) Middleware RT-Middleware is an international standard of Object Management Group (OMG) not only for Robotics but also embedded system The software package of RT-Middleware was developed by National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan March

DAQ-Middleware based on RT-Middleware (Cont.) “The Robot Technology Component Specification specifies; – Platform-Independent Model (PIM) expressed in UML and Platform- Specific Models (PSMs) expressed in OMG IDL. PIM does not depend on programming languages, operating systems and communication media& protocol. PSM is still independent of programming languages and operating systems. – In the OpenRTM-aist implementation of AIST we use, C++ and Python as programming language and CORBA as communication protocol were adopted. RT-Middleware will be expected to stop “scrap and building” cycles and make software infrastructure of robotics and embedded system March

Introduction of DAQ-Middleware DAQ-Component is a software unit used to build an integrated DAQ system DAQ-Operator is a special DAQ-Component which controls other DAQ-Components The databases for system configuration (configuration database) and equipment parameters (condition database) Web interface(XML/HTTP protocol) as system interface to external world Booting mechanism of DAQ-Components over network DAQ- Component DAQ- Component DAQ- Operator DAQ- Operator DAQ-Middleware DAQ- Component DAQ- Component DAQ- Component DAQ- Component Run Control Function System Configuration function Data Transfer Function Web Interface We have collaborated with AIST since March

Autonomous component model Data Flow Status Command Status Command Main Thread Data Input Data Output Command/ Status Flow March Data Port and Service Port are used for Data path and command/status path, respectively Autonomous main thread is used for core logic

Configuration/condition database Configuration condition XML document ( Database ) Daq Operator Daq Operator Parse cond.json Automatic generation Parse For example, dynamic connection of DAQ components for data path and command/ status path Setup of equipment parameters Setup of analysis parameters content: description of DAQ configuration Creator: DAQ export Content: equipment/ analysis parameters Creator: DAQ user JSON document Light-weight parser DAQ component DAQ Operator March

System interface DAQ operator DAQ operator component WEB Interface Server System Interface Apache HTTP Server with mod_python WEB Interface Client C++ programPython program PC running DAQ operator External World such as Management Server DAQ operator System Interface XML/ HTTP protocol March

An architecture of DAQ- Middleware based system Dispatcher Logger Monitor Gatherer ・・・・・・ ・・・・・・ System Interface System Interface Control Panel on Web browser Online histograms on Web browser PC (UI) PC (DAQ#1) Command/Status XML System configuration Online histograms using ROOT XML/JSON Equipment/Analysis Parameters basic DAQ Unit Parses March Readout modules Daq Operator Daq Operator Command/Status

Summary of features READOUT Network Location-transparency User A User B Repository Reusability READOUT Flexibility Reuse Development Dispatcher Logger Monitor Gatherer Basic DAQ unit Daq Operator Daq Operator scalability March

Performance of DAQ-Middleware March

Purpose of measurement To measure the total throughput of a basic DAQ unit of DAQ-Middleware for MLF’s requirements (first target experiments) Requirements: 1. Basic DAQ unit -Gatherer, Dispatcher, Logger and Monitor components on a PC -A readout PC governs a VME crate (20 modules) -Max. throughput on the module is 1.28MB/s -A module has 8 channels of Position Sensitive Detector(PSD) -Max. event rate of a PSD: ~20kcounts/s (160kB/s) 2. Total throughput(average) is about 30MB/s on multiple DAQ units 3. Acquired data are stored into files in unit of the module March

Equipment for readout used by measurement Typical detector for MLF/neutron experiments is PSD NEUNET is the readout module with SiTCP – SiTCP: a hardware-based TCP processor NENUET emulator with traffic shaper is really used for the measurement NEUNET and PSDNEUNET emulator March

Testbed and Setup NEUNET emulator – Xilinx Starter Kit x 30 Network switch – Cisco Catalyst 2960G-24TC-L x 2 – Cisco Catalyst 2960G-8TC-L x 1 PC(HP xw8600) – CPU: Quad-Core Xeon x 2 up to 30 Daq Operator Daq Operator March

The parameters PC: HP xw8600 CPU: Quad-Core Xeon E5420(2.5GHz/12MB x2) Intel 5400 Chipset(1333MHz/1600MHz FSB) memory: 16GB Disks: HITACHI HDS721010KLA330 1TB/32MB Cache/7200rpm/SATA 3GB/s) x 4 OS: Red Hat Enterprise Linux Client release 5.3 kernel: el5PAE gcc: gcc version (Red Hat ) File System: Ext3 I/O Scheduler: Anticipatory Kernel Parameters /proc/sys/net/ipv4/tcp_rmem /proc/sys/net/ipv4/tcp_wmem /proc/sys/vm/dirty_background_ratio 1 or 10(default) /proc/sys/vm/dirty_expire_centisecs 2999 /proc/sys/vm/dirty_ratio 40 For Network For Disk I/O March

The conditions Three data logging conditions: – No logging – Logging with single disk – Logging with striping disks (four disks) Changing a kernel parameter – vm.dirty_background_ratio: 1, 10(default) The emulators used from 1 to 30 – data rate at an emulator is 1.28MB/s dirty_background_ratio means: a percentage of total system memory, the number of pages at which the pdflush background writeback daemon will start writing out dirty data March

Total throughput w/o data logging No bottleneck was observed March

■ single, dirty_bg_ratio=10 (def.) Total throughput w/ data logging ■ single, dirty_bg_ratio=10 (def.) ▲ single, dirty_bg_ratio=1 ■ single, dirty_bg_ratio=10 (def.) ▲ single, dirty_bg_ratio=1 ● striping chunk=512kB, dirty_bg_ratio=1 Requirement The result could satisfy the requirement from MLF March

DAQ-Middleware activity at J-PARC March

J-PARC Japan Proton Accelerator Research Complex Transmutation Experimental Facility Material and Life Science Facility (MLF) Nuclear and Particle Physics Facility 3GeV Synchrotron 50GeV Synchrotron Neutrino Facility Linac March

Material and Life Science Facility(MLF) March

Commissioning on Neutron Beamline Commissioning was carried out following items at iMATERIA (IBARAKI material design diffractometer), Beam Line 20 (BL20) on MAY 2008, First beam of Neutron – Electronics – DAQ-Middleware – Software Framework(called Working Desktop) – Offline analysis DAQ-Middleware functions – data readout/storage – Web-enabled run control – Web-enabled Online monitoring (2-d histogram, TOF, position) March a basic DAQ unit

Commissioning on Muon beamline DAQ : DAQ-Middleware Analysis tool: ROOT Detector:256ch Scintillators/PMTs First beam of muon ( 2008/ 9) :Data Taking with DAQ-Middleware March

Current status of MLF/Neutron(Mar. 2009) Groups in DAQ- Middleware operating / ready phase : 5 groups BL01 BL03 BL19 BL20 BL21 Groups in DAQ- Middleware preparatory phase : 7 groups BL02 BL08 BL11 BL12 BL14 BL15 BL March

conclusions We have developed DAQ-Middleware which could be applied to real experiments. We have applied experiments of MLF and have met the requirement March

Acknowledgements We wish to thank Prof. J. Haba at KEK for his support of this project. This work was performed in next generation DAQ sub-group of the KEK Detector Technology Project at KEK. We also thank staff of experimental groups at MLF and KEK electronics system group for their help March

backup March

A system based on RT-Middleware RTC RTM Windows RTC RTM TRON RTC RTM Linux RTC RTM Solaris RTC RTM FreeBSD RTC RTM ARTLinux RTC Application Operational device Sensor Robot A Robot B Robot C Network RT-Components (RTC) can communicate each other over network, independent of OSs and programming languages RTC RTC products made by different companies can connect and communicate each other!! March

Introduction of SiTCP Technology connecting to small device such as front end + = SiTCP Ethernet PHY device FPGA 10Mbps, 100Mbps, Gigabit Small board without CPU Capability of communication with TCP/IP on Ethernet with high speed! March

Feature of SiTCP Easy to use FPGA High speed data transfer The speed can stably reach theoretical limitation SiTCP looks like TCP/IP and UDP/IP server communication with TCP/IP and UDP/IP socket programming SiTCP looks like FIFO memory Circuit only to read/write from/into FIFO memory User’s circuit SiTCP March