1/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 Beam structure, occupancies, time-stamping for TPC pad readout at CLIC Lucie Linssen, CERN.

Slides:



Advertisements
Similar presentations
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
Advertisements

1 Summary of WG5 MPGD related Electronics Wed. Oct. 15 th, 2008 Prepared by W. Riegler, presented (and interpreted) by H. Van der Graaf 2 nd RD51 Collaboration.
Bulk Micromegas Our Micromegas detectors are fabricated using the Bulk technology The fabrication consists in the lamination of a steel woven mesh and.
March, 11, 2006 LCWS06, Bangalore, India Very Forward Calorimeters readout and machine interface Wojciech Wierba Institute of Nuclear Physics Polish Academy.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
NLC - The Next Linear Collider Project  IR background issues and plans for Snowmass Jeff Gronberg/LLNL Linear Collider Workshop October 25, 2000.
Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.
Power pulsing strategy with Timepix2 X. Llopart 10 th May 2011 Linear Collider Power Distribution and Pulsing workshop Timepix3.
The Detector and Interaction Region for a Photon Collider at TESLA
1/37Lucie Linssen Power Delivery and Power Pulsing workshop Orsay May 9 th 2011 Introduction to CLIC detectors and accelerator Lucie Linssen, CERN
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
Development and Applications of the Timepix3 chip
Fully depleted MAPS: Pegasus and MIMOSA 33 Maciej Kachel, Wojciech Duliński PICSEL group, IPHC Strasbourg 1 For low energy X-ray applications.
Development of an ASIC for reading out CCDS at the vertex detector of the International Linear Collider Presenter: Peter Murray ASIC Design Group Science.
Sven Löchner ASIC-Laboratory, Max-Planck-Institute for Nuclear Physics Heidelberg 9-13 September 2002, Colmar, France 8 th Workshop on Electronics for.
1 Development of the input circuit for GOSSIP vertex detector in 0.13 μm CMOS technology. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,
VIP1: a 3D Integrated Circuit for Pixel Applications in High Energy Physics Jim Hoff*, Grzegorz Deptuch, Tom Zimmerman, Ray Yarema - Fermilab *
Recent developments on Monolithic Active Pixel Sensors (MAPS) for charged particle tracking. Outline The MAPS sensor (reminder) MIMOSA-22, a fast MAPS-sensor.
Simulation of Beam-Beam Background at CLIC André Sailer (CERN-PH-LCD, HU Berlin) LCWS2010: BDS+MDI Joint Session 29 March, 2010, Beijing 1.
Pixel Readout Electronics - from HEP to imaging to HEP… Status, requirements, new ideas M. Campbell, R. Ballabriga, E. Heijne, X. Llopart, L. Tlustos,
Power Pulsing in Timepix3 X. Llopart CLIC Workshop, January
1Frank Simon ALCPG11, 20/3/2011 ILD and SiD detectors for 1 TeV ILC some recommendations following experience from the CLIC detector study
Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Design of the Timepix2 X. Llopart 25 th May th International Meeting on Front-End Electronics Timepix3.
BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
1 TimePix-2 a new and fast general-purpose MPGD readout pixel chip Jan Timmermans, Nikhef MPGD/RD-51 Workshop Nikhef, Amsterdam The Netherlands April 16,
CMOS MAPS with pixel level sparsification and time stamping capabilities for applications at the ILC Gianluca Traversi 1,2
Design of the Timepix3 X. Llopart 7 th July 2011 LCTPC collaboration meeting.
LHCb Vertex Detector and Beetle Chip
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
P. Aspell M. De GaspariCERN Power Pulsing Workshop, May 2011 The Present The Saltro16 – overview Power Pulsing with the SAltro16 Ideas for the Future Industrial.
Fermilab Silicon Strip Readout Chip for BTEV
LCWS11 – Tracking Performance at CLIC_ILD/SiD Michael Hauschild - CERN, 27-Sep-2011, page 1 Tracking Performance in CLIC_ILD and CLIC_SiD e + e –  H +
Dominik Dannheim (CERN), André Sailer (HU Berlin / CERN) Beam-induced backgrounds in the CLIC detector models ALCPG Workshop March 2011 Eugene,
Eleuterio SpiritiILC Vertex Workshop, April On pixel sparsification architecture in 130nm STM technology ILC Vertex Workshop April 2008 Villa.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
8/12/2010Dominik Dannheim, Lucie Linssen1 Conceptual layout drawings of the CLIC vertex detector and First engineering studies of a pixel access/insertion.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
Development of a Front-end Pixel Chip for Readout of Micro-Pattern Gas Detectors. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,
R. Kluit Nikhef Amsterdam R. Kluit Nikhef Amsterdam Gossopo3 3 rd Prototype of a front-end chip for 3D MPGD 1/27/20091GOSSIPPO3 prototype.
November, 7, 2006 ECFA06, Valencia, Spain LumiCal & BeamCal readout and DAQ for the Very Forward Region Wojciech Wierba Institute of Nuclear Physics Polish.
PArISROC Photomultiplier Array Integrated in Sige Read Out Chip Selma Conforti Frédéric Dulucq Christophe de La Taille Gisèle Martin-Chassard Wei
Simulation Plan Discussion What are the priorities? – Higgs Factory? – 3-6 TeV energy frontier machine? What detector variants? – Basic detector would.
Medipix3 chip, downscaled feature sizes, noise and timing resolution of the front-end Rafael Ballabriga 17 June 2010.
Technical status of the Gossipo-3 : starting point for the design of the Timepix-2 March 10, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
NEWS FROM MEDIPIX3 MEASUREMENTS AND IMPACT ON TIMEPIX2 X. Llopart CERN.
Pixel structure in Timepix2 : practical limitations June 15, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
Overview of TPC Front-end electronics I.Konorov Outline:  TPC prototype development  Readout scheme of the final TPC detector and further developments.
Pixel Sensors for the Mu3e Detector Dirk Wiedner on behalf of Mu3e February Dirk Wiedner PSI 2/15.
GOSSIPO-3: Measurements on the Prototype of a Read- Out Pixel Chip for Micro- Pattern Gas Detectors André Kruth 1, Christoph Brezina 1, Sinan Celik 2,
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
For Marcel Demarteau’s R&D talk at ALCWG11
Valerio Re Università di Bergamo and INFN, Pavia, Italy
BeamCal Simulation for CLIC
A General Purpose Charge Readout Chip for TPC Applications
ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,
Evidence for Strongly Interacting Opaque Plasma
INFN Pavia and University of Bergamo
Layout of Detectors for CLIC
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
Report about “Forward Instrumentation” Issues
Status of n-XYTER read-out chain at GSI
Study of e+ e- background due to beamstrahlung for different ILC parameter sets Stephan Gronenborn.
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Backgrounds using v7 Mask in 9 Si Layers at a Muon Higgs Factory
The LHCb Front-end Electronics System Status and Future Development
CLIC luminosity monitoring/re-tuning using beamstrahlung ?
Presentation transcript:

1/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 Beam structure, occupancies, time-stamping for TPC pad readout at CLIC Lucie Linssen, CERN with principal input from: Martin Killenberg, CERN

2/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 CLIC machine parameters ParameterValue Center-of-mass energy √s3 TeV Instantaneous peak luminosity5.9x10 34 cm -2 s -1 Integrated luminosity per year500 fb -1 Beam crossing angle20 mrad Train length156 ns N bunches / train312 (every 0.5 ns) Train repetition rate50 Hz IP size x/y/z45 nm / 1 nm / 40 μm # γγ  hadrons / bx3.2 # incoherent electron pairs / bx3 x 10 5 # halo muons5 (including safety factor of 5)

3/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 CLIC time structure Train repetition rate 50 Hz CLIC CLIC: 1 train = 312 bunches0.5 ns apart50 Hz ILC:1 train = 2820 bunches308 ns apart5 Hz 156 ns 20 ms

4/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 Beam-induced background (1) Main backgrounds: CLIC 3TeV beamstrahlung ΔE/E = 29% (10×ILC value ) Coherent pairs (3.8×10 8 per bunch crossing) <= disappear in beam pipe Incoherent pairs (3.0×10 5 per bunch crossing) <= suppressed by strong solenoid-field γγ interactions => hadrons (3.3 hadron events per bunch crossing) In addition: Muon background from beam delivery system(~5 muons per bunch crossing) <= spread over detector surface CLIC luminosity spectrum 30% in “1% highest energy”

5/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 Beam-induced background (2) Coherent pairs: Very numerous at very low angles Very high total energy Incoherent pairs: Extend to larger angles More difficult for the detector Determines beam crossing angle (20 mrad) Determines opening angle of beam pipe for outgoing beam (±10 mrad)

6/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 CLIC beamstrahlung: γγ  hadrons Per bunch crossing: 3.2 such events ~28 particles into the detector 50 GeV Forward-peaked 15 TeV dumped in the detector per 156 ns bunch train ! we need TIME STAMPING ! …and play with clever event selections D. Dannheim, CERN Beam-induced background (3)

7/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 TPC occupancies from halo muons TPC voxel hit spectrum for 5 muons/bx, for 6*1 mm 2 pads and 40 MHz readout. M. Killenberg, CERN

8/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 TPC occupancies from halo muons Voxel occupancy due to halo muons in specific regions (for full bunch train and 6*1 mm 2 pads). Showing effects of hot spots. M. Killenberg, CERN

9/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 TPC occupancies Pad occupancy (percent of time voxels occupied) for full bunch train and 6*1 mm 2 pads at 40 MHz readout M. Killenberg, CERN

10/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 TPC occupancies Occupancy spectrum for individual pads, for full bunch train and 6*1 mm 2 pads. Total average is 5.1% (31% in inner pad row) M. Killenberg, CERN

11/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 Time-stamping with TPC at CLIC Approximately 40 micron drift per BX, ~7mm drift for full train Study mismatch between outer Si tracker (SET) and TPC tracks. Different muon energies, different angles.

12/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 Thank you!

13/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 SPARE SLIDES

14/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 CLIC parameters

15/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 Beam-Beam backgrounds Background occupancies in vertex region dominated by incoherent electron pairs produced from the interaction of real or virtual photons with an electron from the incoming beam 20 mrad crossing angle leads to large amount of back-scattered particles, suppressed in latest design by optimization of absorbers and forward geometry In CLIC_ILD innermost barrel layer (R=30 mm): ~1.5 hits / mm 2 / 156 ns train assuming 20 x 20 um 2 pixels, cluster size of 5, safety factor of x5: ~1.5% occupancy / pixel / 156 ns train γγ  hadrons: ~5-10x smaller rates CLIC-SiD: similar background rates  Multiple hits per bunch train can occur  Sufficient to readout only once per train  Time stamp with 5-10 ns required CLIC-ILD A. Sailer

16/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 Timepix2 ASIC development Follow-up on Timepix and Medipix3 chips Broad client community (HEP and non-HEP): X-ray radiography, X-ray polarimetry, low energy electron microscopy Radiation and beam monitors, dosimetry 3D gas detectors, neutrons, fission products Gas detector, Compton camera, gamma polarization camera, fast neutron camera, ion/MIP telescope, nuclear fission, astrophysics Imaging in neutron activation analysis, gamma polarization imaging based on Compton effect Neutrino physics Main Linear Collider application: pixelized TPC readout Technology IBM 130nm DM or 4-1 Design groups: NIKHEF, BONN, CERN PLL and on-pixel oscillator architecture test (MPW, spring 2011) Expected submission of full Timepix2 chip (early 2012) X. Llopart-Cudie, CERN

17/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 Timepix2 Main requirements Matrix layout: 256x256 pixels (Pixel size 55x55 µm) Low noise and low minimum detectable charge: < 75 e- ENC < 500 e- minimum threshold Time stamp and TOT recorded simultaneously 4 bits Fast time-stamp resolution ~1.5ns (if using on-pixel oscillator running at 640MHz) Dynamic range 25ns bits Slow time-stamp Resolution 25ns Dynamic range 25.6 µs (10 bit) to µs (12 bit) 8-10 bit Energy Measurement (TOT) Standard Resolution 25ns Energy Dynamic range from 6.4 µs to 25.6 µs Bipolar input with leakage current compensation e- and h+ collection, input capacitance <<50 fF Sparse Readout X. Llopart-Cudie, CERN

18/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 Timepix2 Top Level Schematic ● 55μm = 1.4cm 32 pixel 256 ● 55μm = 1.4cm Pixel array (256 x 256) periphery DAC Fast oscillator (600MHz) Slow Counter 4b ToT Counter 4b RefCLK Counter 6b Fast Counter 4b DAC MUX Data 18b & pixel ID 9b Readout Control (TOKEN based) FAST OR Analog Front-end Digital Pixel Region 8-Pixel Region double column bus Slow Counter 4b ToT Counter 4b RefCLK Counter 6b Fast Counter 4b End of Column Logic FiFO 4-depth GLB time stamp Readout control (Token based) periphery bus 8 x 320MHz LVDS Serializer/ 64-to-8 Tx Data output block periphery data bus 40MHz Data_out Data_in Slow control RX Tx 640MHz Oscillator PLL DAC EFUSE chip ID Bandgap Clock 40 MHz RX Reset_GLB RX Tx Fast OR Bias gen. V. Gromov, Nikhef

19/10Lucie Linssen TPC pad readout meeting Orsay May 10 th 2011 The Saltro 16 Size: 5750um x 8560um, 49.22mm 2 A 16 channel front-end chip including DSP functions for the readout of gaseous detectors such as MWPC, GEM, Micromegas. Submitted in IBM 130nm CMOS technology, Q Received back from the foundry Q1, 2011, currently under test. P. Aspell, M. de Gaspari, H. Franca, E. Garcia, L. Musa, CERN P. Aspell, M. de Gaspari, H. Franca, E. Garcia, L. Musa, CERN

20/10Lucie Linssen TPC pad readout meeting Orsay May 10 th channels, Each channel comprising : Low-noise programmable pre- amplifier and shaper, ADC, Digital Signal Processor. Max sampling frequency: 40MHz Max readout frequency: 80MHz The Saltro 16 architecture. PASAADCDigital Signal Processor Single-ended to differential10bit Baseline correction 1: removes systematic offsets Pos/neg polarity40MHz max freq Digital shaper: removes the long ion tail Shaping time nsPower adjustable to the freq Baseline correction 2: removes low-freq baseline shifts Gain 12-27mV/fC Zero Suppression Power pulsing feature included. Possibility of power pulsing via external bias control. External clock control for power pulsing Interface compatible with the ALICE TPC