Lecture No. 14 Combinational Functional Devices. Digital Logic &Design Dr. Waseem Ikram Lecture 14.

Slides:

Advertisements

Similar presentations

SYEN 3330 Digital SystemsJung H. Kim Chapter5-1 1 SYEN 3330 Digital Systems Chapter 5 – Part 1.

Advertisements

Digital Logic & Design Vishal Jethva Lecture 13 SVBITEC.WORDPRESS.COM.

Binary Addition. Binary Addition (1) Binary Addition (2)

CHAPTER 6 Functions of Combinational Logic

CSE-221 Digital Logic Design (DLD)

08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:

Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

ECE 301 – Digital Electronics

ECE 301 – Digital Electronics

Figure 6–1 Logic symbol for a half-adder. Open file F06-01 to verify operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education,

Chapter 7 Arithmetic Operations and Circuits Hexadecimal Arithmetic 4 binary bits represent a single hexadecimal digit Addition –Add the digits.

Combinational Functional Devices

 Arithmetic circuit  Addition  Subtraction  Division  Multiplication.

CS 105 Digital Logic Design

Lecture No. 14 Combinational Functional Devices svbitec.wordpress.com.

XOR, XNOR, and Binary Adders

Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.

Binary Addition CSC 103 September 17, 2007.

XOR and XNOR Logic Gates. XOR Function Output Y is TRUE if input A OR input B are TRUE Exclusively, else it is FALSE. Logic Symbol  Description  Truth.

Binary Addition Section 4.5. Binary Addition Example.

ECE 3130 – Digital Electronics and Design

+ CS 325: CS Hardware and Software Organization and Architecture Combinational Circuits 1.

Digital Components and Combinational Circuits Sachin Kharady.

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

ADDERS Half Adders Recall that the basic rules of binary addition are as indicated below in Table 2-9. A circuit known as the half-adder carries out these.

Functions of Combinational Logic

WEEK #10 FUNCTIONS OF COMBINATIONAL LOGIC (ADDERS)

Combinational Logic By Taweesak Reungpeerakul

1 Adders & Subtractors Adders –An adder is a combinational logic circuit that performs the addition of 2 binary numbers (A & B) to generate the sum (S)

Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.

1 Lecture #7 EGR 277 – Digital Logic Reading Assignment: Chapter 4 in Digital Design, 3 rd Edition by Mano Chapter 4 – Combinational Logic Circuits A)

Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.

Logic Gates Logic gates are electronic digital circuit perform logic functions. Commonly expected logic functions are already having the corresponding.

Digital Logic. 2 Abstractions in CS (gates) Basic Gate: Inverter IO IO GNDI O Vcc Resister (limits conductivity) Truth Table.

Arithmetic Circuits. Half Adder ABSumCarry

Half-Adder: A combinational circuit which adds two one-bit binary numbers is called a half-adder. The sum column resembles like an output of the XOR gate.

1 CS 151: Digital Design Chapter 4: Arithmetic Functions and Circuits 4-1,2: Iterative Combinational Circuits and Binary Adders.

Number Systems and Circuits for Addition Lecture 5 Section 1.5 Thu, Jan 26, 2006.

Universal college of engineering & technology. .By Harsh Patel)

Sneha.  A combinational circuit that performs the addition of two bits is called a half adder.  It has two inputs.  It has two outputs.

CS221: Digital Logic Design Combinational Circuits

Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.

Number Systems and Circuits for Addition – Binary Adders Lecture 6 Section 1.5 Fri, Jan 26, 2007.

CEC 220 Digital Circuit Design

CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits

1 Lecture 14 Binary Adders and Subtractors. 2 Overview °Addition and subtraction of binary data is fundamental Need to determine hardware implementation.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.

Electrical Engineering Engineering the Future Digital Circuits Fundamentals Hands-on Full-Adder Simulation (afternoon)

Digital Logic & Design Dr. Waseem Ikram Lecture 11.

Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.

Half-Adder:  A combinational circuit which adds two one-bit binary numbers is called a half-adder. oThe sum column resembles like an output of the XOR.

Gunjeet Kaur Dronacharya Group of Institutions. Binary Adder-Subtractor A combinational circuit that performs the addition of two bits is called a half.

Digital Logic & Design Dr. Waseem Ikram Lecture 05

Combinational Circuits

Reference: Moris Mano 4th Edition Chapter 4

Summary Half-Adder Basic rules of binary addition are performed by a half adder, which has two binary inputs (A and B) and two binary outputs (Carry out.

XOR, XNOR, and Binary Adders

Combinational Circuits

Digital Logic & Design Dr. Waseem Ikram Lecture 13.

XOR, XNOR, & Binary Adders

Digital Logic & Design Dr. Waseem Ikram Lecture No. 16.

Number Systems and Circuits for Addition

Combinational Functional Devices

XOR, XNOR, and Binary Adders

XOR Function Logic Symbol  Description  Truth Table 

XOR, XNOR, and Binary Adders

Half & Full Subtractor Half Subtractor Full Subtractor.

Half & Full Subtractor Half Subtractor Full Subtractor.

Presentation transcript:

Lecture No. 14 Combinational Functional Devices

Digital Logic &Design Dr. Waseem Ikram Lecture 14

Recap Odd-Prime Number Detector Circuit Using Quine-McCluskey Method Combinational Logic Implemented in SOP and POS form Design and Implementation Steps Timing Diagram Active High/Low inputs/outputs

Odd-Parity Function InputOutputInputOutput D3D3 D2D2 D1D1 D0D0 PD3D3 D2D2 D1D1 D0D0 P

SOP Expression SImplification D3D2\D1D0D3D2\D1D

Simplifying Expression

Odd-Parity Generator Circuit

Operation of Odd-Parity circuit

XOR & XNOR Gates XOR function XNOR function

XOR Gate

XNOR Gate

Combinational Functional Devices Comparators BCD to 7-Segment Parity Generator Circuit

Half & Full Adders Half Adder Full Adder

Half & Full Adders

Half-Adder Function Table Expression Logic Circuit

Half-Adder Function Table InputOutput ABSumCarry Out

Half-Adder Circuit

Full-Adder Function Table Expression Logic Circuit

Full-Adder Function Table InputOutput ABCarry In (C) SumCarry Out

Sum Expression

Carry Out Expression

Full-Adder Circuit

Full-Adder Full-Adder = Half-Adder + Half-Adder

Full-Adder based on Two Half-Adders

Parallel Binary Adder Multiple Single bit Full-Adder connected in Parallel

4-bit Parallel Adder

Carry Propagation Carry Ripple Look-Ahead Carry Circuits

Look-Ahead Carry Circuit

Sum & Carry Expressions

Carry Expressions

Look-Ahead Carry Generator

MSI-Adders 74LS83A 74LS pin ICs 4-bit A input 4-bit B input 4-bit Sum output 1-bit Carry in 1-bit Carry Out

12-bit Parallel Adder