Vladimir Gromov, NIKHEF, Amsterdam. GOSSIPO-3 Working Group February 03, 2009. Local Oscillator in the GOSSIPO-3 readout chip.

Slides:

Advertisements

Similar presentations

TDC130: High performance Time to Digital Converter in 130 nm

Advertisements

Tunable Sensors for Process-Aware Voltage Scaling

End of Column Circuits Sakari Tiuraniemi - CERN. EOC Architecture 45 9 Ref CLK 40 MHz DLL 32-bit TDC bank address RX 5 TDC bank address RX 5 TDC bank.

January 28th, 2010Clermont Ferrand, Paul Scherrer Institut DRS Chip Developments Stefan Ritt.

NxN pixel demonstrator. Time to Digital Converter (2) Tapped delay line –128 cells, 100ps Two hit registers –One per both leading and trailing edge 7.

Nov. 7, 2002The SVX4 Chip -- M. Garcia-Sciveres1 The SVX4 Readout Chip Vertex 2002 M. Garcia-Sciveres, Lawrence Berkeley National Lab. SVX SVX

Powering of the Stave modules in the GOAT-1 proposal. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam. EUDET Annual Meeting, Amsterdam,

ECE4430 Project Presentation

Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 19alt1 Lecture 19alt I DDQ Testing (Alternative for Lectures 21 and 22) n Definition n Faults detected.

System Clock, clock speed, Word Length & Bus Width.

Motivation and Design Issues

Device Sizing Techniques for High Yield Minimum-Energy Subthreshold Circuits Dan Holcomb and Mervin John University of California, Berkeley EE241 Spring.

Characterization of a CMOS cell library for low-voltage operation

Investigation of the potential of organic circuits for RFID tags Qintao Zhang and Sha Li.

GOSSIPO-2 chip: a prototype of read-out pixel array featuring high resolution TDC-per-pixel architecture. Vladimir Gromov, Ruud Kluit, Harry van der Graaf.

Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.

ALL-DIGITAL PLL (ADPLL)

Low power CDN. SPEED Operate vdd at half rails Data should operate at full rails.

MEDIPIX3 TESTING STATUS R. Ballabriga and X. Llopart.

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch 1, Herve Grabas 3, Mary.

Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.

ELEC 6270 Low power design of Electronic Circuits Advisor: Dr.Vishwani Agrawal Student: Chaitanya Bandi.

MPPC R&D status Kobe Univ. CALICE collaboration meeting Yuji SUDO Univ. of Tsukuba ~ contents ~ Introduction Linearity curve Recovery time.

Mehdi Sadi, Italo Armenti Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication.

1 Synopsys Saber Simulation Performance Measure(s) Performance Measure(s) Model(s) Nominal Design Nominal Design Sensitivity Analysis Sensitivity Analysis.

Development and Applications of the Timepix3 chip

Microprocessor-Based System. What is it? How simple can a microprocessor-based system actually be? – It must obviously contain a microprocessor otherwise.

07 October 2004 Hayet KEBBATI -1- Data Flow Reduction and Signal Sparsification in MAPS Hayet KEBBATI (GSI/IReS)

Gossipo-3: a prototype of a Front-end Pixel Chip for Read-out of Micro-Pattern Gas Detectors. TWEPP-09, Paris, France. September 22, Christoph Brezina.

Minimum Energy Sub-Threshold CMOS Operation Given Yield Constraints Max Dreo Vincent Luu Julian Warchall.

1 Development of the input circuit for GOSSIP vertex detector in 0.13 μm CMOS technology. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,

EoC Status Report Giulio Dellacasa GigaTracker Working Group CERN, December 9th 2008.

Bandgap Current Reference source: FEI4_A_CREF FEI4 collaboration. November 29, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.

CLICpix2 Design Status Pierpaolo Valerio & Edinei Santin

1 TimePix-2 a new and fast general-purpose MPGD readout pixel chip Jan Timmermans, Nikhef MPGD/RD-51 Workshop Nikhef, Amsterdam The Netherlands April 16,

A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.

HCC Derived Clocks. Generated Clocks The HCC generates two clocks from the ePLL 160 MHz clocks and the chip 40 MHz clock, used as a reference: An 80 MHz.

Seok-jae, Lee VLSI Signal Processing Lab. Korea University

Calorimeter upgrade meeting – LAL /Orsay – December 17 th 2009 Low noise preamplifier Upgrade of the front end electronics of the LHCb calorimeter.

Development of a Front-end Pixel Chip for Readout of Micro-Pattern Gas Detectors. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,

CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,

R. Kluit Nikhef Amsterdam R. Kluit Nikhef Amsterdam Gossopo3 3 rd Prototype of a front-end chip for 3D MPGD 1/27/20091GOSSIPPO3 prototype.

Update on works with SiPMs at Pisa Matteo Morrocchi.

Stéphanie Hustache-Ottini S LEIL SYNCHROTRON iWoRID 2011 – 140 – July 5 th Towards ps and fs diffraction with the XPAD detector S. Hustache-Ottini 1, J.-C.

Technical status of the Gossipo-3 : starting point for the design of the Timepix-2 March 10, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.

First measurements of the Gossipo-3 CERN, Geneve March 24, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.

Pixel structure in Timepix2 : practical limitations June 15, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.

Insert project logo Gossipo3 & 4 3 rd Prototype of a front-end chip for 3D MPGD Project outline. 7/2/20161GOSSIPO3 prototype.

P. Name Nikhef Amsterdam Electronics- Technology Vladimir Gromov, NIKHEF, Amsterdam. GOSSIPO-3 Meeting May 25, Layout of the Front-end.

P. Name Nikhef Amsterdam Electronics- Technology Vladimir Gromov, NIKHEF, Amsterdam. GOSSIPO-3 Meeting March 31, More on the Preamplifier.

GOSSIPO-3: Measurements on the Prototype of a Read- Out Pixel Chip for Micro- Pattern Gas Detectors André Kruth 1, Christoph Brezina 1, Sinan Celik 2,

Vladimir Gromov, NIKHEF, Amsterdam. GOSSIPO-3 Meeting March 17, Specification of the On-pixel LDO for powering of the local oscillators.

P. Name Nikhef Amsterdam Electronics- Technology Vladimir Gromov, NIKHEF, Amsterdam. GOSSIPO-3 Meeting May 25, Layout of the Front-end.

R. Kluit Nikhef Amsterdam R. Kluit Nikhef Amsterdam Gossipo3 3 rd Prototype of a front-end chip for 3D MPGD 1/27/20091GOSSIPO3 prototype.

1 MPPC Timing Resolution Akito Kobayashi Shinshu University Table of contents ・ Timing Resolution ・ Set up ・ data treatment ・ result(1) ・ result(2) ・ result(3)

End OF Column Circuits – Design Review

E.Bechetoille, M.Dahoumane , I.Laktineh, H.Mathez

Development of a low power

ALICE ITS Upgrade : Pixel chip design

Hellenic Open University

GTK TDC design and characterization notes Gianluca Aglieri Rinella

1. Illustration of the Technology Scale down

Phase shifter design for Macro Pixel ASIC

5x5 Pixel Array Status 28 January 2004

Read Delay Simulations

Chapter 5 Circuit Simulation.

Towards a Fully Digital State-of-the-art Analog SiPM

Jean-Francois Genat, Herve Grabas, Eric Oberla August 2d 2010

Front-end Digitization for fast Imagers.

Phase Frequency Detector &

Presentation transcript:

Vladimir Gromov, NIKHEF, Amsterdam. GOSSIPO-3 Working Group February 03, Local Oscillator in the GOSSIPO-3 readout chip.

Local Oscillator GOSSIPO-3 Working Group 03/02/2009 V. Gromov 2 NAND EN OUT 12 inverters: Total Delay = 0.85ns EN T fast (1.72 ns) OUT 0ns…T slow (25 ns) 0…15 (4-bit TDC) 1 2 ….. 12 Regular PFET: W= 1.3u L= 0.3u Regular NFET: W= 0.48u L= 0.3u Standard NAND gate Regular PFET’s: W= 1.3u L= 0.3u Regular NFET’s: W= 0.48u L= 0.3u Vdd=1.2V

Channel-to-channel mismatch GOSSIPO-3 Working Group 03/02/2009 V. Gromov 3 Monte Carlo simulations: 100 runs ( mismatch only) ∆t max = 430ps (accumulated) ∆t, ps Number of counts 25ns T= 1.8ns

Simulations in corners Nominal corner (TT) Slow corner (SSF) mismatch !!! Frequency in various corners ± 25% Accumulated error 330ps (T=1.2ns) mismatch Accumulated error 450ps (T=2ns) GOSSIPO-3 Working Group 03/02/2009 V. Gromov 4

GOSSIPO-3 Working Group 03/02/2009 V. Gromov 5 Temperature effect Temp = 10°C Temp = 25°C Temp = 40°C ∆t max = - 800ps (accumulated) ∆t max = + 800ps (accumulated) !!! ∆ Temp < 30°C → ∆t max < 1.6ns (1 bit TDC)

Power supply voltage effect GOSSIPO-3 Working Group 03/02/2009 V. Gromov 6 VDD= 1.165V VDD=1.2V VDD=1.235V ∆t max = +800ps (accumulated) ∆t max = - 800ps (accumulated) !!! ∆ VDD < 60mV → ∆t max < 1.6ns (1 bit TDC)

On-wire voltage drop effect Pixel_1 Pixel_2 Pixel_128 Pixel_255 Pixel_ cm 168Ω Bus (Vdd_osc) 5μm width M1 I VDD =200μA R = 0.07Ω●1.2cm/5μm = 168 Ω ∆U = 0.5 ● 168 Ω ● 200μA = 16mV ∆U 3 active pixels = 48mV (tolerable) P 2 pixels are active = 256 ● 25ns ● 27.2kHz = 17% P 3 pixels are active << P 2 pixels are active 1.2cm 168Ω GOSSIPO-3 Working Group 03/02/2009 V. Gromov 7 number of pixels active time period occupancy per pixel