SHARING A HIGH SPEED OPTICAL DATA TRANSMISSION LINK WITH SLOW CONTROL STREAM TIPP2014 Amsterdam June 2-6 2014 Zhen-An LIU, Jingzhou Zhao, Dehui Sun, Trigger.

Slides:



Advertisements
Similar presentations
1 iTOP Electronics Effort LYNN WOOD PACIFIC NORTHWEST NATIONAL LABORATORY JULY 17, 2013.
Advertisements

ESODAC Study for a new ESO Detector Array Controller.
Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
Trigger-less and reconfigurable data acquisition system for J-PET
Belle2Link: An Unified High Speed Link in Belle II Experiment Z.-A. LIU, D. SUN,J.Zhao, H.XU, K.WANG IHEP, China T.Higuchi, y.Igarashi, R.Itoh, M.Nakao,
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
DDL hardware, DATE training1 Detector Data Link (DDL) DDL hardware Csaba SOOS.
 Brief status update of DAQ/Trigger production hardware  Firmware development for HPS application  CLAS12 CTP ‘upgrade’ notes  Summary Status of the.
Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.
SMACS Slow Monitor And Control System Developed system for CDF-TOF proposed for Atlas-MDT/RPC.
OPTO Link using Altera Stratix GX transceiver Jerzy Zieliński PERG group Warsaw.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Understanding Data Acquisition System for N- XYTER.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
EUDRB: the data reduction board of the EUDET pixel telescope Lorenzo Chiarelli, Angelo Cotta Ramusino, Livio Piemontese, Davide Spazian Università & INFN.
Performance of the AMT-3 Based TDC System at Belle S.Y.Suzuki, T.Higuchi, Y.Arai, K.Tauchi, M.Nakao, R.Itoh (KEK) H.Nakayama (University of Tokyo)
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
Front-end readout study for SuperKEKB IGARASHI Youichi.
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Management of the LHCb Online Network Based on SCADA System Guoming Liu * †, Niko Neufeld † * University of Ferrara, Italy † CERN, Geneva, Switzerland.
B. Hall 17 Aug 2000BTeV Front End Readout & LinksPage 1 BTeV Front End Readout & Links.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
Management of the LHCb DAQ Network Guoming Liu *†, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
Strategy for unified data link Zhen-An LIU Institute of High Energy Physics.
Amsterdam, Oct A. Cotta Ramusino, INFN Ferrara 1 EUDRB: status report and plans for interfacing to the IPHC’s M26 Summary: EUDRB developments.
ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.
Jan. 25, 2011 Status of the Aerogel RICH Readout Trig/DAQ Meeting in Beijing 1 S. Nishida (KEK) S. Nishida Status of the Aerogel RICH Readout Belle II.
SVD DAQ 25 Jan 2011 Belle2 DAQ T. Tsuboyama (KEK)
SVD DAQ Status Koji Hara (KEK) 2012/7/19 DAQ workshop1.
Prototype of the SVD Finesse Transmitter Board (FTB) (Sender Part for HSD Link) wacek ostrowicz 14 slides The Prototype of the SVD FTB Recent.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Status of the SVD DAQ Koji Hara (KEK) 2012/1/16 TRG/DAQ meeting1.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
ZHULANOV Vladimir Budker Institute of Nuclear Physics Novosibirsk, Russia Beijing
IEEE Real Time 091 Data Acquisition System for Multi-channel Gas Detector Hongyu ZHANG, Kejun ZHU, Haitao ZHU Institute of High Energy Physics,
DeLiDAQ-2D ─ a new data acquisition system for position-sensitive neutron detectors with delay-line readout F.V. Levchanovskiy, S.M. Murashkevich Frank.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.
Demo system of Belle2link Sun Dehui, Zhao Jingzhou,Liu zhen’an Trigger Lab IHEP.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
Some thoughs about trigger/DAQ … Dominique Breton (C.Beigbeder, G.Dubois-Felsmann, S.Luitz) SuperB meeting – La Biodola – June 2008.
Giovanna Lehmann Miotto CERN EP/DT-DI On behalf of the DAQ team
of the Upgraded LHCb Readout System
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
IAPP - FTK workshop – Pisa march, 2013
Status of the ECL DAQ subsystems
Production Firmware - status Components TOTFED - status
Future Hardware Development for discussion with JLU Giessen
Discussion Items Clock PC and/or VME CPU Trigger readout
Sector logic firmware and G-link Merger board designs
Software Implementation of USB 3.0 Stack
Front-end electronic system for large area photomultipliers readout
New Crate Controller Development
NA61 - Single Computer DAQ !
Presentation transcript:

SHARING A HIGH SPEED OPTICAL DATA TRANSMISSION LINK WITH SLOW CONTROL STREAM TIPP2014 Amsterdam June Zhen-An LIU, Jingzhou Zhao, Dehui Sun, Trigger Lab IHEP, Beijing R. Itoh, H. Nakao, IPNS, KEK

Overview of experiment data readout Components for a high speed data transmission link(Hslink) Requirement of the slow control/parameter setting Sharing Hslink with slow control in Belle II Test results and status Summary Outline Z.-A. LIU TIPP2014 in Amsterdam 2

Overview of experiment data readout Components for a high speed data transmission link(Hslink) Requirement of the slow control/parameter setting Sharing Hslink with slow control in Belle II Test results and status Summary Outline Z.-A. LIU TIPP2014 in Amsterdam 3

Fast Control Clocks, trigger, reset,… Slow Control GAS, HV,LV,…. CAMAC/VME/CPCI… crate BUS Gains, thresholds, Peds, window size, delay…. Tranditional Experiment Block Diagram Detectors Weak Elec. Signals FE Electronics Amp. + Shaping Digitizer Trigger/Fast Control Onl. Readout Offline Analysis Data Storage Phys. Process 粒子粒子 Slow Control PC/Crate Z.-A. LIU TIPP2014 in Amsterdam 4

FEE + DIGI near Detector No crate for FEE, no bus anymore. High speed data transmission link to back end readout FEE parameter setting is very important! BUT how? Share with the Fast link? Modern Experiment Block Diagram Z.-A. LIU TIPP2014 in Amsterdam 5

Overview of experiment data readout Components for a high speed data transmission link(Hslink) Requirement of the slow control/parameter setting Sharing Hslink with slow control in Belle II Test results and status Summary Outline Z.-A. LIU TIPP2014 in Amsterdam 6

General high speed link Single direction up link: Front to Back End Z.-A. LIU TIPP2014 in Amsterdam 7 FIFO_FE PROTOCOL &control PROTOCOL &control 16bit 32bi t From FEE TTC interface TTC interface GTP CLK_LKCLK_FE GTP Opticalfiber receiver BL_SNDR BL_RSVR 16bit 32bi t 16bit FIFO_CO PROTOCOL &control PROTOCOL &control CLK_LK FEE interface COPPER interface Nev_FE 16bit Optical transceiver not shown

Overview of experiment data readout Components for a high speed data transmission link(Hslink) Requirement of the slow control/parameter setting Sharing Hslink with slow control in Belle II Test results and status Summary Outline Z.-A. LIU TIPP2014 in Amsterdam 8

General high speed link with SC Up and Down links Modify the protocol parts on both sides, Fast&SC control in receiver side FEE/SC control Z.-A. LIU TIPP2014 in Amsterdam 9 FIFO_FE PROTOCOL &control PROTOCOL &control 16bit 32bi t From FEE TTC interface TTC interface GTP CLK_LKCLK_FE GTP Opticalfiber receiver BL_SNDR BL_RSVR 16bit 32bi t 16bit FIFO_CO PROTOCOL &control PROTOCOL &control CLK_LK FEE/SC interface Fast & Slow control interface Nev_FE 16bit Optical transceiver not shown

Overview of experiment data readout Components for a high speed data transmission link(Hslink) Requirement of the slow control/parameter setting Sharing Hslink with slow control in Belle II Test results and status Summary Outline Z.-A. LIU TIPP2014 in Amsterdam 10

Belle2link in Belle II experiment Unified high speed data readout and transmission Z.-A. LIU TIPP2014 in Amsterdam 11 Bellle2Link

Requirement to Belle2Link Belle2Link is a name for global fast data readout and transmission between Detector Front-End Electronics(FEE) and Back-End DAQ system of Belle II experiment. It features, with system simplicity and reliability, as: 1.unification in hardware design(for each detector sub-system) 2.unification in firmware design(for each detector sub-system) 3.provides electrical isolation 4.provides high speed transmission rate 5.work at different input data rate(with different detector sub-system) 6.home brew transmission protocol d d SVD FEE COPPER HS links RF ClocK CDC FEE ……… PID KLM TTC I/F_FE I/F_TTC I/F_COPPER Slow control

Implementation of Slow Control Parameter setting only Unification, suitable for all systems, not system dependent Easy implementation for FEE as was with Belle FINESSE Provide CDC implementation as an example for FEE Tested working with CDC Requirement for Slow Control/parameter setting in Belle II d d SVD FEE COPPER HS links RF ClocK CDC FEE ……… PID KLM TTD I/F_FE I/F_TTC I/F_COPPER Slow control Belle2Link: A unified fast data collection and transmission plus slow control function Z.-A. LIU TIPP2014 in Amsterdam 13

Difficulties Larger parameter data size(>128byte) needed How to make the belle2link transparent to FEE and local buss New scheme has to be defined FEE and HSLB share the address on local bus Both FEE board and HSLB have the independent version records. Local Bus Interface AddressDescriptionNote 0x00-0x74User defined 0x75HSLB CSR 0x76FEE FW Ver. #Mandatory 0x77FEE HW Ver. #Mandatory 0x78FEE TypeMandatory 0x79Belle2link FEE FW ver. #Mandatory 0x7aHSLB Download Flag2 0x7bHSLB Download Flag1 0x7cBelle2link HSLB CPLD Ver. 0x7dBelle2link HSLB FW ver. #Mandatory 0x7e Belle2link HSLB HW ver. # Mandatory 0x7fReservedmandatory Z.-A. LIU TIPP2014 in Amsterdam 14

FEE side(Parameter Bus) Keep the definition of local bus of COPPER. AB0-AB6: Local address bus. DB0-DB7: Local data bus. LWR: Read/write direction indicator. EN: ready signal. An indicated address 0x00 is for serial transmission The FEE registers are are transparent to COPPER via Belle2link. Implementation of Slow Control Z.-A. LIU TIPP2014 in Amsterdam 15

Receicer side (HSLB/FINESSE side)Two approaches) First approach Large stream(>128B) Address 0X00: for this approach Second approach Large stream(<128B or individual setting ) Address 0X01- 0x74: Length up to 127B Address/Data meaning definition by user Implement on FEE side Z.-A. LIU TIPP2014 in Amsterdam 16

Firmware Description - Structure of HSLB firmware Protocol Send the slow control command after packing Receive the package from GTP module Check the packages and unpack them Separate the data and transfer them to slow control module or data link module Data Link module Receive the data of FEE, transmit the data and the clock to the COPPER FIFO Z.-A. LIU TIPP2014 in Amsterdam 17 Send after packing

Firmware Description — Structure of Belle2lin firmware in FEE Protocol Receive the package from GTP module, check the packages and unpack them, put to the FEE slow control. Slow control send result to SC module Transfer the data form FEE, and arbitrate the priority between slow control module and data link module Data Link module Receive the data from FEE. Pack the data Z.-A. LIU TIPP2014 in Amsterdam 18

Firmware Description - Structure of HSLB firmware Protocol Send the slow control command after packing Receive the package from GTP module Check the packages and unpack them Separate the data and transfer them to slow control module or data link module Data Link module Receive the data of FEE, transmit the data and the clock to the COPPER FIFO Z.-A. LIU TIPP2014 in Amsterdam 19

Overview of experiment data readout Components for a high speed data transmission link(Hslink) Requirement of the slow control/parameter setting Sharing Hslink with slow control in Belle II Test results and status Summary Outline Z.-A. LIU TIPP2014 in Amsterdam 20

Model system-- Joint test at KEK Setup: CDC-Prototype + 16ch FEE + fiber+ HSLB +COPPER + VME crate + File server  Data from radioactive source  Line rate: 3.125Gbps  Data sample 3M events collected 10k events analyzed controlled trigger rate FPGA CDC readout FPGA HSLRB FPGA HSLRB Line rate=1.5Gbps CLK_Lk=200MHz,CLK_FEE=125MHz CLK_Lk=200MHz,CLK_CO=42.3MHz On board reset switch Z.-A. LIU TIPP2014 in Amsterdam 21

Cosmic Ray test on CDC detector CDC FEE Test signals and trigger COPPE R HSLBs Fibers TTD Z.-A. LIU TIPP2014 in Amsterdam 22

Status Slow Control/Parameter setting is part of Belle2link. Belle2link Working Group responsible the plantation to other systems CDC, SVD, EMC are successful and expect no error with other system. More tests will be made to the remaining systems. Installation stating next year Z.-A. LIU TIPP2014 in Amsterdam 23

Sharing HSLink with slow control makes system simple. As part of the Belle2link of Belle II experiment, slow control/parameter setting has been proved reliable. Tests with different systems shouwed that sharing HSLink with slow control is feasible basically in all case. Many Thanks for your attention ! Summary Z.-A. LIU TIPP2014 in Amsterdam 24