DEI ARINC 429 TRANSCEIVER SEPT 2012. ARINC Transceiver Categories Industry Standard (5V) –DEI1016 family –Wafer ID: 1016 Second Generation (3.3V to 5V)

Slides:



Advertisements
Similar presentations
Serial Interface Dr. Esam Al_Qaralleh CE Department
Advertisements

EUSART Serial Communication.
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
MM Player Supervised by: Dr. Luai Malhis. Prepared by: Mustafa Assaf & Mahmoud Musa.
Memory Modules Overview Spring, 2004 Bill Gervasi Senior Technologist, Netlist Chairman, JEDEC Small Modules & DRAM Packaging Committees.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 4.
Programmable Interval Timer
ECT 357 Ch 18 UART. Today’s Quote: Be careful that your marriage doesn’t become a duel instead of a duet. Be careful that your marriage doesn’t become.
82C55 82C55 Programmable Peripheral Interface Interfacing Part III.
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
COMP3221: Microprocessors and Embedded Systems Lecture 22: Serial Input/Output (II) Lecturer: Hui Wu Session 1, 2005.
Asynchronous Communication Hardware  Data within a DTE is usually stored and moved in a parallel fashion.  Data sent across the channel is generally.
Network Adapter Driver NCTU High Speed Network Lab.
USARTS CS423 Dick Steflik. USART ● Universal Synchronous Asynchronous Receiver Transmitter ● used to send and receive small packets over a serial line.
Wireless Terminal and PC Interface Using VLSI EE452 - Senior Project Members: Chris Brophy Matt Olinger Advisor: Dr. V. Prasad 5/2/02.
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
Micro-controller or embedded controller
ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Week 13.
1 SCI Serial Communication Interface Gerrit Becker James McClearen Charlie Hagadorn October 21, 2004.
Chapter 10 Input/Output Interface Circuits and LSI Peripheral Devices
1-1 Ethernet Ethernet Controller How do you interface with an Ethernet PHY?
MSP432™ MCUs Training Part 5: Digital Peripherals
Serial Peripheral Interface Module MTT M SERIAL PERIPHERAL INTERFACE (SPI)
ECE/CS-352: Embedded Microcontroller Systems Embedded Microcontroller Systems.
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
SC200x Peripherals Broadband Entertainment Division DTV Source Applications July 2001.
Lecture 7 Universal Asynchronous Receiver/Transmitter (UART) NCHUEE 720A Lab Prof. Jichiang Tsai.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
S4525A Peripherals & Enhanced FLASH 1 © 1999 Microchip Technology Incorporated. All Rights Reserved. S4525A Peripherals & Enhanced FLASH 1 Peripherals.
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
Unit 4 Design and Synthesis of Datapath Controllers
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
Universal Asynchronous Receiver/Transmitter (UART)
ECE 353 Introduction to Microprocessor Systems Michael Schulte Week 13.
Embedded System Design Laboratory October 4, 2002Stanford University - EE281 Lecture #3#1 Lecture #3 Outline Announcements AVR Processor Resources –UART.
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
Scott Baker Will Cross Belinda Frieri March 9 th, 2005 Serial Communication Overview ME4447/6405.
Prepared by Eng. Musa Alyaman1 Chapter Seven Chapter Seven PIC16F87x.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
Input/Output 2 What is I/O? How we get the CPU to communicate with devices From the computer’s point of view, it’s just 1’s and 0’s Gets interpreted.
Advanced Microprocessor1 I/O Interface Programmable Interval Timer: 8254 Three independent 16-bit programmable counters (timers). Each capable in counting.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
NS Training Hardware. Serial Controller - UART.
NS Training Hardware.
Atmel Atmega128 Overview ALU Particulars RISC Architecture 133, Mostly single cycle instructions 2 Address instructions (opcode, Rs, Rd, offset) 32x8 Register.
Introduction First 32 bit Processor in Intel Architecture. Full 32 bit processor family Sixth member of 8086 Family SX.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
Fall EE 333 Lillevik 333f06-l23 University of Portland School of Engineering Computer Organization Lecture 23 RAID Input/output design RS232 serial.
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
7 - 1 Texas Instruments Incorporated Module 7 : Serial Peripheral Interface C28x 32-Bit-Digital Signal Controller TMS320F2812.
Serial Communications Interface Module Slide #1 of 19 MC68HC908GP20 Training PURPOSE -To explain how to configure and use the Serial Communications Interface.
© 2009, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction  Purpose:  This course provides an overview of the serial communication.
ESCI Base. Serial Communication TX RX 8bits Interrupt on Receiver Full 4 Enhanced Serial Communication Interface (eSCI) in the PXR40 eSCIB is used for.
Chapter 12 Some PIC Microcontroller Advances The aims of this chapter are to introduce: To introduce in overview two microcontrollers which show some enhanced.
Communicating. The ATmega16 communicates through one of the following ways: Serial Peripheral Interface (SPI) Universal Synchronous and Asynchronous serial.
AT91SAM7L Enhanced Embedded Flash Controller. ARM-Based Products Group 2 EEFC Features 64KB or 128KB single plane memory organized in several pages 128-bit.
8251 USART.
Tiva C TM4C123GH6PM UART Embedded Systems ECE 4437 Fall 2015 Team 2:
SCI Communication Proudly Presented By: Adam Cardi & Aaron Enes.
TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.
USING TV REMOTE AS A CORDLESS MOUSE FOR THE COMPUTER
CORDLESS MOUSE FEATURES BY TV REMOTE USING PIC MICROCONTROLLER
Serial mode of data transfer
Diagram of microprocessor interface with IO devices
Dr. Rabie A. Ramadan Al-Azhar University Lecture 5
Programmable Data Communication Blocks
EUSART Serial Communication.
Serial Communication 19th Han Seung Uk.
Presentation transcript:

DEI ARINC 429 TRANSCEIVER SEPT 2012

ARINC Transceiver Categories Industry Standard (5V) –DEI1016 family –Wafer ID: 1016 Second Generation (3.3V to 5V) –DEI1117 and DEI1116 family –Pin compatible with Standard Device –Wafer ID: 1084_2 Enhanced (3.3V to 5V) –DEI1084 and DEI1085 family –Wafer ID: 1084_2

KEY FUNCTIONS of ARINC TRANSCEIVER

Transceiver Function Summary DEI1016 (Standard) DEI1116/17 (2 nd Gen.) DEI1084/85 (Enhanced) Supply Operation5V3.3V to 5.0V FIFO Word Count (32 bits/word) TX: 8 words RX1: 1 word RX2: 1 word TX: 8 words RX1: 1 word RX2: 1 word TX: 32 words RX1: 32 words RX2: 32 words Speed Selection2, TX & RX 3, TX, RX1 & RX2 Lightning Protection Options Internal 10K External 10K Internal 10K External 10K Programmable Label Recognition No Yes. 16 RX Label Memory Serial Data FormatARINC429 BITMODE25 ARINC429 BITMODE25 ARINC429 UNSCRMA429 Status (Hardware interrupt pins) Pins Empty/Ready Pins Empty/Ready Pins (Empty,HF,FF) Bus Readable Common Functions32 nd bit parity or data Self test mode

Lightning Protection Options Serial Output Lightning Protection Internal 10K-Ohm –Standard, 2 nd Gen. and Enhanced –Reduced components External 10K-Ohm –2 nd Gen. and Enhanced –Alternate external protection

ARINC Data Format Data IN with Two 16-bit Parallel Words Data OUT with One 32-bit Serial Stream Standard / 2 nd Gen: –ARINC429 and BITMODE25 Enhanced: –ARINC429 and UNSCRMA429

ARINC Data Format

Module C Module B Module A Sender RX Label Recognition Enhanced Transceiver has Label Recognition feature Enable Data Filtering at ARINC Receiver with Label Rx Label A, B, C Label A Label B LabelA, B, C Tx With Label Rec. No Label Rec.

uC Larger FIFO and Status Standard / 2 nd Gen. devices have: –8x FIFO for Transmitter –1x register for Receiver Data Enhanced device has: –32x FIFO for Transmitter –32x FIFO for Receiver Data Buffering Word 1 Enhanced Rx uC FF HF DR Std. RX DR Word 2Word 3

Status Pins and Data Standard and 2 nd Gen. –Pins: TXR (Buffer Empty) and (DR) Data Ready Enhanced –Pins: TXR, DR, HF (Half Full), FF (Buffer Full) –Status Data: Assert RSR for Buffer Status on Data Bus

Transceiver Function Summary DEI1016 (Standard) DEI1116/17 (2 nd Gen.) DEI1084/85 (Enhanced) Supply Operation5V3.3V to 5.0V FIFO Word Count (32 bits/word) TX: 8 words RX1: 1 word RX2: 1 word TX: 8 words RX1: 1 word RX2: 1 word TX: 32 words RX1: 32 words RX2: 32 words Speed Selection2, TX & RX 3, TX, RX1 & RX2 Lightning Protection Options Internal 10K External 10K Internal 10K External 10K Programmable Label Recognition No Yes. 16 RX Label Memory Serial Data FormatARINC429 BITMODE25 ARINC429 BITMODE25 ARINC429 UNSCRMA429 Status (Hardware interrupt pins) Pins Empty/Ready Pins Empty/Ready Pins (Empty,HF,FF) Bus Readable Common Functions32 nd bit parity or data Self test mode