Cloudland Instruments Hawkeye Software Snapshot March10th, 2016.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Light Led Panel Esraa Nassar Mona Amer Supervisor : Dr.Ashraf Armoush.
LOGO Lab Supervisor – Dr. WH Lau EE3271 Design Laboratory.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Programmable Interval Timer
Night Vision James Stacy Brian Herre Maurio Grando Eric Faller Chris Bawiec James Team Bender.
Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
CCNA2 MODULE 5.
Performance Characterization of the Tile Architecture Précis Presentation Dr. Matthew Clark, Dr. Eric Grobelny, Andrew White Honeywell Defense & Space,
STARLight PDR 3 Oct ‘01I.1 Miller STARLight Control Module Design Ryan Miller STARLight Electrical Engineer (734)
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
Fall 2006Lecture 16 Lecture 16: Accelerator Design in the XUP Board ECE 412: Microcomputer Laboratory.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
MBIU PDR MBIU Preliminary Design Review. MBIU PDR Team Members and Presentation –Brian Weigner: Overview & Application –Claude Rossignol: CPU Board –Dan.
Jose Manuel Pérez Lobato Eva Martín Lobo OMC - INTEGRAL Memory Management.
Zach Allen Chris Chan Ben Wolpoff Shane Zinner Project Z: Stereo Range Finding Based on Motorola Dragonball Processor Critical Design Review (CDR)
WANs and Routers Routers. Router Description Specialized computer Like a general purpose PC, a router has:  CPU  Memory  System Bus Connecting Internal.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
PCI/104 Explanation and Uses in Test Program Set Development.
EtherCAT Driver for Remote I/O James Rowland, Ronaldo Mercado and Nick Rees.
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
Video Data Topic 4: Multimedia Technology. What is Video? A video is just a collection of bit-mapped images that when played quickly one after another.
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Final A Presentation By: Vova Menis-Lurie Sonia Gershkovich.
Project – Video manipulator (based on Zed Board) Final presentation
Digital Camera Chad Hantak COMP December 12, 2003.
Chongo Service Training Hardware Overview Prepared by Merlin Miller, Dave Jordahl, John Ciardi, March 2005.
Chapter 2 How Computers Work.
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
[1] Reference: QCam API reference manual document version Charge Coupled Device (CCD)
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Midterm Presentation By: Vova Menis-Lurie Sonia Gershkovich.
ISUAL Long Functional Test H. Heetderks. TRR December, 20012NCKU UCB Tohoku ISUAL Long Functional Test Heetderks Basic DPU Function Verify Power on Reset.
A Company Selling Technology and not just a Product.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
Project Goals 1.Get to know Quartus SoPC builder environment 2.Stream 2.Stream Video 3.Build 3.Build foundation for part B - Tracking system.
Department of Electrical Engineering Electronics Computers Communications Technion Israel Institute of Technology High Speed Digital Systems Lab. High.
02/2008 MATRIX VISION GmbH 1 Presentation The intelligent camera and Image processing sensor.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
LECC2003 AmsterdamMatthias Müller A RobIn Prototype for a PCI-Bus based Atlas Readout-System B. Gorini, M. Joos, J. Petersen (CERN, Geneva) A. Kugel, R.
ECE Department: University of Massachusetts, Amherst ECE 354 Lab 5: Data Compression.
Understanding Data Acquisition System for N- XYTER.
Supervisor: INA RIVKIN Students: Video manipulation algorithm on ZYNQ Part B.
BIOS Training Eric Chiu AE Dept What is BIOS ? Pronounced "bye-ose," an acronym for Basic Input/Output System. The BIOS is built-in software.
Department of Electrical Engineering Electronics Computers Communications Technion Israel Institute of Technology High Speed Digital Systems Lab. High.
Management of the LHCb DAQ Network Guoming Liu * †, Niko Neufeld * * CERN, Switzerland † University of Ferrara, Italy.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
Connecting EPICS with Easily Reconfigurable I/O Hardware EPICS Collaboration Meeting Fall 2011.
1. LabVIEW and EPICS Workshop EPICS Collaboration Meeting Fall 2011.
V3 SLAC DOE Program Review Gunther Haller SLAC June 13, 07 (650) SNAP Electronics.
Xilinx Confidential Unpublished Work © Copyright 2012 Xilinx ZYNQ PetaLinux Guide.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
THEMIS Instrument CDR 1 UCB, April 20, 2004 ESA & SST (ETC) Interface Board Critical Design Review Robert Abiad University of California - Berkeley.
Hawkeye CCD University
Cloudland Instruments Hawkeye Executive Summary Compiled April 15th, 2016.
Cloudland Instruments Hawkeye Systems Design and Optical Snapshot Compiled February 26 th, 2016.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Cloudland Instruments Hawkeye Electronics Snapshot March 10th, 2016.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
IRFU The ANTARES Data Acquisition System S. Anvar, F. Druillole, H. Le Provost, F. Louis, B. Vallage (CEA) ACTAR Workshop, 2008 June 10.
Lab 4 HW/SW Compression and Decompression of Captured Image
Hands On SoC FPGA Design
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
FrontEnd LInk eXchange
Using FPGAs with Processors in YOUR Designs
ADSP 21065L.
Presentation transcript:

Cloudland Instruments Hawkeye Software Snapshot March10th, 2016

Cloudland Instruments Overview of KLI-4104 Quad-Linear Array (G, R, B, L) High Resolution: Luma (Monochrome) Array with 5 um Pixels with 8,160 Count (Active Pixels) Luma Channel has 4 Outputs High Resolution: Color (RGB) Array with 10 um Pixels with 4,080 Count (Active Pixels). Buying CCD with no RGB filters for our application. Each Color Channel has 1 Output Two-Phase Register Clocking Electronic Exposure Control

Cloudland Instruments Overview of KLI-4104 KLI-4104 Linear Array Arrangement – We only use the Chroma (Green – Red – Blue) channels. We do clock the Luma channels to flush out the charge, though

Cloudland Instruments Overview of KLI-4104 KLI-4104 Channel Alignment – we aggregate Green-Red-Blue Chroma channels. We oversample each Chroma channel 4:1

Cloudland Instruments Data Acquisition 8 Spectral Bands with 2 Bands per CCD Rows per Image 16 Dark Bit Light Pixels Per Band 222 MByte Raw Image Buffer 4.7 to 30+ ms Row Interval (16ms typical) 1:1, 2:1 and 4:1 Hardware Oversampling G, R & B Channels Aggregated with 32 Row Buffer (G[n] + R[n-9] + B[n-18])/3 Up to 12 Finderscope Images per Exposure 788 x Bit Pixels 12 Telemetry Records per Exposure

Cloudland Instruments Data Acquisition Timeline (177 Seconds Total) Boot to Linux (30 sec) Launch and Initialize (3 sec) Setup Exposure (1 sec) Acquire Darks and 6000 Rows (100 Sec) Post Process Data (11 sec) Download to Spacecraft (estimated 30 Sec) Shutdown (6 Sec) Optional Commands: Save Image to Instrument Flash (44 Sec) Restore Image from Instrument Flash (32 Sec) Full Power

Cloudland Instruments PicoZed System on Module (SoM) CPU Board with Xilinx Zynq System on Chip Zynq: Dual-core ARM® Cortex™-A9 + Peripherals + FPGA 1 GB DDR3 SDRAM 128 Mb QSPI Flash for FPGA configuration 4 GB eMMC for OS + App + Persistent Data 10/100/1000 Ethernet PHY for Development

Cloudland Instruments Zynq Development Software Packages FPGA Development: Xilinx Vivado IDE (2014.2) C Software Development: Xilinx SDK (2014.2), an Eclipse based IDE Embedded Linux OS: SMP support for Dual-core ARM Digilent (port of Xilinx Linux) Command and Control: Initial development and debug with Sockets & TCP/IP Deployed with Custom Quad SPI port with LVDS

Cloudland Instruments Task division between FPGA and Linux Processor FPGA: Hardware Readout Engines for CCDs and Finderscope Sensor Hardware Oversampling for CCDs Multi-Row FIFO Pixel Buffers 32-Bit DMA to System DRAM Linux Processor Software: Maintain communications with the Host OBC Acquire Exposures (Spectral + Finderscope + Telemetry) Aggregate G, R & B Chroma Channels Retain last Exposure in Flash for retention through Power Cycles

Cloudland Instruments On-Orbit Boot Sequence Host Powers up Hawkeye Zynq Configures FPGA then Linux Boots and App Launches Initial Communications Test (Ping, Set Clock) Configure Exposure (Row Interval, Active Channels, etc.) Start then Monitor Exposure Post Process Image Download Hawkeye Image Format file Request Hawkeye Shutdown Host Powers down Hawkeye Sometime later: Host sends Image File to Ground Station

Cloudland Instruments Interface to Spacecraft and Test Computer Java based Hawkeye Test Software with Ethernet I/O: Command & Control of Hawkeye directly via Ethernet or Using Cloudland Ethernet to QSPI / LVDS Bridge Hardware SeaHawk Satellite Bus: C & C with Hawkeye directly via QSPI / LVDS port Image Decode / Display / Analysis: Decode: Cloudland Supplied HawkeyeDecode utility Display / Analysis: CCDOps Software

Cloudland Instruments Software and Hardware Validation Testing Plan Java based Hawkeye Test Software Exercises all Hawkeye Commands and validates Response Acquires Exposures & downloads Hawkeye Format Image files Controls rotary stage that simulates orbital motion Hawkeye Debug Commands Capture streaming CCD pixel data for coherent noise analysis Capture unaggregated data from any of the 4 CCDs Capture data from G, R or B chroma channels on all 4 CCDs Capture raw Finderscope data

Cloudland Instruments Test Configurations used at Cloudland for Acceptance Testing

Cloudland Instruments Test Configurations to verify Spacecraft Interface

Cloudland Instruments Test Configurations used at Clydespace

Cloudland Instruments Compression of 12-bit Pixels into13-bit Codes To begin: Encode Pixel[0] into 13-Bits with msb 1 and 12-bit Value If Pixel[1] – Pixel[0] is +31 to -32 and If Pixel[2] – Pixel[1] is +31 to -32 then Encode into 13-bits with msb 0 and two 6-bit Deltas Else Encode Pixel[1] into 13-Bits with msb 1 Repeat: for all Pixels in the row (This scheme works well for low contrast scenes)

Cloudland Instruments Hawkeye Image File Format Single file is a stream of individual data records Loss of individual records doesn’t mean loss of entire image Interspersed data from multiple sources: Row based Spectral Band and Finderscope data including timestamps with millisecond precision Multiple sets of Telemetry data Multiple Image Parameter records (Date/time, Exposure, etc.) Indices and checksums reveal missing or invalid records Cloudland will supply a C library for decoding records Multiple downloaded copies with missing or damaged records could be merged to fill-in missing records