1 WA105 General Meeting CERN, 21/1/2015 Status of charge readout FE electronics and DAQ Dario Autiero,E.Bechetoille, D.Caiulo, B.Carlus, L. Chaussard,

Slides:



Advertisements
Similar presentations
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Advertisements

MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Proposal of new electronics integrated on the flanges for LAr TPC S. Cento, G. Meng CERN June 2014.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
Update on APV25-SRS Electronics Kondo Gnanvo. Outline Various SRS Electronics Status of the APV25-SRS UVa Test of the SRU with multiple.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
14 Sep 2005DAQ - Paul Dauncey1 Tech Board: DAQ/Online Status Paul Dauncey Imperial College London.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Parallel Data Acquisition Systems for a Compton Camera
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
1 VeLo L1 Read Out Guido Haefeli VeLo Comprehensive Review 27/28 January 2003.
Organization for Micro-Electronics desiGn and Applications HARDROC 3 for SDHCAL OMEGA microelectronics group Ecole Polytechnique CNRS/IN2P3, Palaiseau.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.
TELL1 high rate Birmingham Karim Massri University of Birmingham CEDAR WG Meeting – CERN – 26/03/2012.
1 ENH1 Detector Integration Meeting 18/6/2015 D.Autiero (IPNL) WA105:  Detector installation requirements  Detector racks and power requirements Note:
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
LAPP BI Read-out electronics Jean Jacquemier, Yannis Karyotakis, Jean-Marc Nappa,, Jean Tassan, Sébastien Vilalte. CLIC BI WS 02-03/06/2009.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
Notes on visit to Rome 28/04/2014 Christian Joram Szymon Kulis Samir Arfaoui.
1 WA105 General Meeting CERN, 21/9/2015 Status of charge readout analog and digital FE Dario Autiero, L. Balleyguier, E.Bechetoille, D.Caiulo, B.Carlus,
R&D status of the very front end ASIC Tilecal week (7 October 2011) François Vazeille Jacques Lecoq, Nicolas Pillet, Laurent Royer and Irakli Minashvili.
Discussion slides Dual-Phase ProtoDune 25/2/2016.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
1 WA105 General Meeting CERN, 21/9/2015 Technical Board, introduction Dario Autiero, IPNL Lyon.
/14 Measurements and cross checks on OPERA timing equipments G. Sirri INFN Bologna On behalf of the OPERA Collaboration LNGS, 28 March 2012.
J.Maalmi, D.Breton – SuperB Workshop – Frascati – September 2010 Electronics for the two-bar test. D.Breton & J.Maalmi (LAL Orsay)
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Proposal for the after-pulse effect suppression  Observation of pulses and after-pulses  Shape measurement  Algorithm  Results  Efficiencies for after-pulse.
SKIROC status Calice meeting – Kobe – 10/05/2007.
 13 Readout Electronics A First Look 28-Jan-2004.
1 WA105/ProtoDUNE dual-phase General Meeting CERN, 7/3/2016 Status of charge readout analog and digital FE Dario Autiero, L. Balleyguier, E.Bechetoille,
Organization for Micro-Electronics desiGn and Applications HGCAL Front-End Electronics Christophe de LA TAILLE, Marcello MANNELLI sept 2015.
Digital Acquisition: State of the Art and future prospects
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Front-end Electronic for a neutrino telescope : a new ASIC SCOTT
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
ETD meeting Electronic design for the barrel : Front end chip and TDC
AFE II Status First board under test!!.
Ewald Effinger, Bernd Dehning
PADME L0 Trigger Processor
MicroTCA Common Platform For CMS Working Group
MicroTCA Common Platform For CMS Working Group
A First Look J. Pilcher 12-Mar-2004
Front-end electronic system for large area photomultipliers readout
VELO readout On detector electronics Off detector electronics to DAQ
PID meeting Mechanical implementation Electronics architecture
Presented by T. Suomijärvi
TELL1 A common data acquisition board for LHCb
Presentation transcript:

1 WA105 General Meeting CERN, 21/1/2015 Status of charge readout FE electronics and DAQ Dario Autiero,E.Bechetoille, D.Caiulo, B.Carlus, L. Chaussard, Y. Declais T. Dupasquier, S. Galymov, C.Girerd, J. Marteau, H.Mathez, E. Pennacchio IPNL Lyon

2 ASIC cryogenic amplifiers with double slope gain Adapted to LEM dynamics like previous version 1200 fC single slope Larger gain up in the few mip region, kink point point at 10 mip and reduced gain by a factor 3 up to 40 mips max dynamic range  Submitted for a CMP run at the end of September 2014  Received beginning of January Tests starting now  Replace feedback capacitor of the preamplifier with a MOS capacitance which changes the C value above a certain threshold voltage (gain ~ 1/C). Selectable double time constant in discharge or single one with diode +resistor to keep constant RC Double slope implementation (starting from previous ASIC version):

3 Test of surge protection components on FE cards for the cryogenic ASICs Built a « Spark Box » to produce controlled “sparks” with: -HV PS (adjustable discharge amplitude 50V-3 kV) -Reed HV relays to control fast charge/discharge -HV capacitor 2.5 nF -Integrated breadboard to test various surge protection solutions on different loads -HV probe (1/1000) + digital scope to measure time development of sparks Example: comparison of 1 KV discharge on GDT (delayed cutoff and V reaching ~1 KV on load resistor of 124 Ohm) and MOV varistor (earlier varistor cutoff  limiting to 500 V the discharge amplitude)  Characterization studies of surge protection components under finalization + long term degradation study and behavior at cold Measurements of sparks from LEMs (see presentation of 20 November 2014)  EPCOS GDT slow response wrt spark time development not limiting peak voltage on amplifier circuit RC discharge

4 AMC digitization card Board characteristics – µTCA standard (double width, full height) – 64 input channels (2V / 14 bits / 2.5 Msps to 20 Msps) – Control through MCH 1GbE backplane link port 0/1 – Data transmission through 10GbE backplane and MCH 10GbE SW – Local buffer dual port memory (512K + 256K 18 bits) samples per channel. (or more if necessary to be confirmed )

5

6

7 Data acquisition demonstrator Based on µTCA AMC S4AM from Bittware FMC mezzanine board with 64 ADC channels Control through GbE Data transmission through 10GbE AMC S4AM 64 ADC ch FMC mezzanine

8

9 Card produced and tested

10 DAQ board demonstrator status FMC with 64 ADC / analog part for inputs: Fully tested and operational Slow control GbE µTCA port 0 : Tested, operational, (optional IPBUS missing) 10 GbE data transmission : under development Firmware ADC serial receivers OK GbE slow controlOK GbE data transmission OK Zero suppressionunder development 10 GbE management under development Data acquisition protocolunder development Final architecture – Low cost FPGA choice (Cyclone V ?) To be defined – Memory choice (Dual port switchable bank, QDR or others) To be defined 64 ADC channels Demonstrator fully operational in GbE FPGA firmware already tested and dimensioned for the ADC DAQ, to be completed for 10 GbE data transmission part and zero supp.

11  TCA-DAQ architecture Clock Splitter x14

12 DAQ timing-trigger integration Preliminary general scheme (shown at previous meetings) CC 1CC 2 CC 12PMC PC Event Building CC 6 CC GbE links + 2 spares Bittware card 1Bittware card GbE links + 1 spares Meinberg GPS Clock Analog FO x14 Clock MCH PCI timing card Clock Time Beam window NIM signal every 20 s Beam Trigger counter NIM signal ~ a few 100 Hz Charge readout Light readout

13 Time distribution: (shown at previous meetings) 1)A Fan-out distributes the analog clock signal generated by the Meinberg to the 12 charge readout crates (CC), to the PMT readout crate (PMC) and to the timing card in the event building PC 2)The timing card in the PC receives the time stamp info (Unix time) from the Meinberg 3) Sync. Data are sent every second to the micro-TCA crates: 12 CC and 1 PMC, they go down via the 10 GbE link, where there is practically no bandwidth used, the synchronization accuracy should be such as to align the 400 ns samples together 4)In each micro-TCA crate there is a custom MCH which makes the analog signal coming from the Meinberg clock fan-out available on the backplane 5)The bittware cards receive data aligned in time from the CC and the PMC (the relative internal alignment in time of the PMC data can be better than the one needed to align the 400 ns samples from different channels but in absolute these data will have an alignment compatible with the 400 ns samples) Details

14 Event Building (shown at previous meetings)  The event building PC (EVPC) includes the two bittware cards and the timing card. The timing card provides the absolute time to the cycles and also time stamps the NIM signal of the beam cycle occurring every 20 s and it treats it via an interrupt. The beam window is opened for a few seconds every 20 s  This is a test-beam so during the beam time window we will have also the NIM signal from a trigger counters (a piece of scintillator + PMT + discriminator) placed on the beam-line. The instantaneous charged particles rate during the beam window of 3 s will be of a few hundreds hertz. This NIM signal is the real trigger during the beam window, independently of the PMTs and it has to be time-stamped by the timing card  The EVPC will define a trigger condition by treating the PMT data and the beam window + trigger counter info in the bittware card. During the beam window the trigger is given by the trigger counter (we have to understand if we want also conditions on the PMTs but in principle they should not be necessary). For the cosmics (out of the beam window) a complex condition can be defined by requiring several PMTs in coincidence in a given time window and above certain thresholds.  The trigger is sent down via the 10 GbE link to the CC which digitize the data in a circular buffer. When the trigger is received a drift window starting from the time of the trigger (all the system works on a common time base) is transmitted to the EVBPC. No other triggers are accepted until the drift window is transferred however the PMT data are written Details

15 Integration of the PMT readout: (shown at previous meetings) 1)The PMC will be an independent micro-TCA crate not to interfere with the CC data transfer bandwidth 2)This crate will host a MCH receiving the analog clock signal from the FO and making it available on the backplane 3) The PMC crate will host the cards receiving the data from the FE digitization cards reading the PMTs 4)The digitization cards will time stamp the data on the basis of the common time- stamp and transmit them to the EVPC via the 10 GbE optical link which will be used in the opposite direction to receive the sync patters for synchronization. 5)The data format from the charge AMC includes already a time stamp. A general DAQ time stamp has to be defined to handle also the internal time resolution of the PMT readout which is more precise of the general sync signal used to align the 400 ns samples. This could be done for instance by adding another timing word for the internal alignment of the PMT data with better accuracy. This accuracy can then be exploited by the EVPC in order to compute the coincidence 6)The trigger is computed at the level of the EVPC and transmitted via the 10 GbE links to the CC 7)Once the data transfer for a drift window is opened no other triggers are issued but the PMT data sent from the PMC to the EVPC are stored in any case 8)The development of the PMC can go in parallel to the one of the CC Details

16 Timing and Synchronization implementation 2 options : 1 => Custom implementation, like in general scheme presented at past meetings, based on analog clock distribution + PTP packets exchange or other 2 => White Rabbit based (Preferred choice at the moment in order to reduce design work and use large part of commercially available WR components under the OPEN HARDWARE licence) (White Rabbit is an evolution of the synchronization scheme based on synchronous ethernet + PTP which was previously developed at IPNL in 2008)

17 White Rabbit based time distribution scheme WR MASTER WR SWITCH MASTER CLOCK µTCA Shelf WR slave µTCA Shelf WR slave µTCA Shelf WR slave µTCA Shelf WR slave Clock + time GbE Clock + Time AMC GbE AMC PC WR slave

18 White Rabbit based scheme AMC DAQ BOARD AMC DAQ BOARD AMC DAQ BOARD Gbe (White Rabbit) Custom Clock Mezzanine (WR slave) NAT MCH clock time - Commercial white Rabbit Slave Node Firmware already exists - µTCA MCH Mezzanine implementation need to be developed

19 Trigger distribution scheme NAT MCH Mezzanine clock AMC ADCs 10GbE Event building PC NAT MCH Mezzanine clock AMC ADCs Bittware boards 10GbE Bittware boards NAT MCH Mezzanine clock µTCA LEM readout µTCA PM readout 10GbE AMC PMs Trigger Board Trigger Board Beam trigger Bittware boards µP bocard Light trigger Processing

20 Trigger development -TO DO : -PC timing/trigger board definition and design, employ commercial board ? -Trigger distribution path : via 10GbE data links or other dedicated path ? -Trigger input to AMC and AMC internal treatment of triggers for DAQ data flow (in case of zero suppression or no zero suppression modes) -Light signals processing to define light trigger: where to do it (PMTs uTCA crate processor or event building PC) ?

21 Schedule: goal mass production in autumn AMC digitization board - Board final design march / April Board prototype submission : May Board prototype test : June/July Eventually 2 nd version August / September -PC Timing/trigger board (if no commercial solution) - Board design September Board prototype submission : December Board prototyope test : January NAT MCH clock mezzanine for timing/trigger - Board design May Board prototype submission : june Board prototyope test : september 2015

22 Conclusions:  Planned end of developments for ASIC FE and DAQ by fall 2015  goal for massive production to happen by end of 2015/first part of 2016  Double slope version of ASIC FE (16 channels, LEM dynamics) submitted in September received in January and tests starting now  Surge protection components for FE cards under test in dedicated characterization bench  DAQ AMC demonstrator: ADC FMC mezzanine board received and tested. Analog input stage characterized and OK. ADCs operational, related firmware developed.  AMC data transmission and zero suppression firmware under development  Starting Definition of the schemes for trigger and clock distribution to AMC  Possible clock distribution scheme using White Rabbit components  Starting definition of massive data storage  Dedicated TB meeting will be organized on the issues of Charge/Light readout integration, clock distribution and triggers distribution/handling