BIS main electronic modules - Oriented Linac4 - Stéphane Gabourin TE/MPE-EP Workshop on Beam Interlock Systems 03-04 Jan 2015.

Slides:



Advertisements
Similar presentations
Stéphane Gabourin TE/MPE-EP 21 st March 2014 BIS & SMP changes for Run 2 SPS – Extractions – Injections – LHC.
Advertisements

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Processor support devices Part 1:Interrupts and shared memory dr.ir. A.C. Verschueren.
LHC Machine Interlocks & Beam Operation LHC Machine Interlocks & Beam Operation ARW2011Bruno PUCCIO (CERN) 13 th April v0 Thanks to Benjamin Todd.
Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.
 M.A - BIS Workshop – 4th of February 2015 BIS software layers at CERN Maxime Audrain BIS workshop for CERN and ESS, 3-4 of February 2015 On behalf of.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
Wireless Terminal and PC Interface Using VLSI EE452 - Senior Project Members: Chris Brophy Matt Olinger Advisor: Dr. V. Prasad 5/2/02.
SNS Integrated Control System SNS Machine Protection System EPICS Workshop April 27, 2005 Coles Sibley.
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
A. Castañeda 07 th September 2009 Generators and Detectors Permit Loop / CIBG / CIBO 0v0.
Technical review on UPS power distribution of the LHC Beam Dumping System (LBDS) Anastasia PATSOULI TE-ABT-EC Proposals for LBDS Powering Improvement 1.
Computerized Train Control System by: Shawn Lord Christian Thompson.
The Architecture, Design and Realisation of the LHC Beam Interlock System Machine Protection Review – 12 th April 2005.
SNS Integrated Control System EPICS Collaboration Meeting SNS Machine Protection System SNS Timing System Coles Sibley xxxx/vlb.
Machine Interlocks in the Injectors MPE-TMB. Puccio & al.25 th Aug v0.
LHC Beam Dump System Technical Audit Trigger Synchronisation Unit.
B. Todd AB/CO/MI BIS Audit 18 th September 2006 Test and Monitor with the CIBT.
ITER – Interlocks Luis Fernandez December 2014 Central Interlock System CIS v0.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Status of Data Exchange Implementation in ALICE David Evans LEADE 26 th March 2007.
Eclipse HX E-FIB fiber card. Eclipse HX E-FIB CARD Dual redundant optical transceivers for networking matrices together to form a fiber optic ring. The.
Dayle Kotturi Lehman Review May 10-12, 2005 LCLS Timing Outline Scope SLC Master Pattern Generator Introducing the PNET VME receiver.
RF voltage and frequency interlocks A. Butterworth MP review 17/6/2010.
B. Todd et al. 25 th August 2009 Observations Since v1.
B. Todd on behalf of TE/MPE/MI 25 th May 2009 Beam Interlock System Changes Following 2006 Audit 1v0.
A.Dinius AB/PO/IEE - BIS Audit 18 th September 2006 Beam Interlock System Hardware Implementation.
1 MICE Tracker Readout Update, Preparation for Cosmic Ray Tests Cosmic Ray Tests at RAL AFE-IIt Firmware Development VLSB Firmware Development Summary.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
1 Interlock logic for LHC injection: intensity limitations Jörg Wenninger AB-OP-SPS Outcome of the join Machine-Experiments Workshop on Machine Protection.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Fast Fault Finder A Machine Protection Component.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
B. Todd AB/CO/MI BIS Audit 18 th September 2006 Signal Integrity Electro-Magnetic Compatibility Dependability.
BP & RS: BIS & SLP for AB/CO Review, 23 h Sept Realisation of the interlocking between SPS, LHC and CNGS and open issues Beam Interlock Systems.
Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =
Machine Interlocks Upgrading MPE workshopChristophe MARTIN14 th Dec
09/01/2016James Leaver SLINK Current Progress. 09/01/2016James Leaver Hardware Setup Slink Receiver Generic PCI Card Slink Transmitter Transition Card.
LLRF FOR CHOPPER Grégoire Hagmann Philippe Baudrenghien BE/RF/FB February 24th, 2013.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
BLM “sunglasses” Filter Box. Current layout: BLM crates CIBU units Rack BY02 / SR8 BIC crate ( UA83 ) User_Permits Maskable channel Unmaskable channel.
Beam Interlock System MPP Internal ReviewB. Puccio17-18 th June 2010.
Stéphane Gabourin on behalf of TE/MPE-EP MPP Linac4 – 9 th July 2015 BIS installation in Linac4 For 50 MeV operation.
LIU-PSB BIS presentation / Christophe Martin TE-MPE-EP 28/02/ Beam Interlock System for Transfer Lines & PS Booster Christophe Martin TE/MPE/EP.
MPP 4 th March - 1v0 CERN MPP CERN MPP SMP Team 3.
B. Todd et al. 19 th August 2009 The Beam Interlock System Thanks to: Machine Protection Panel, R. Schmidt, B. Puccio, M. Zerlauth and many more… 0v2.
General Tracker Meeting: Greg Iles4 December Status of the APV Emulator (APVE) First what whyhow –Reminder of what the APVE is, why we need it and.
TE/TM 30 th March - 0v1 CERN MPP SMP 3v0 - Introduction 3 *fast *safe *reliable *available generates flags & values.
Interfacing the FMCM for additional protection in the LHC and the SPS- LHC/CNGS Transfer Lines to the CERN controls system Cristina Gabriel Casado, Interlock.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
23/06/2011 Linac4 BCC meeting. 23/06/2011 Linac4 BCC meeting Watchdog = Machine protection element whose function is to cut the beam if losses exceed.
0v1.
LBDS TSU & AS-I failure report (Sept. 2016)
Overview of the Beam Interlock System
Realising the SMP 1. Safe Machine Parameters Overview
SCADA for Remote Industrial Plant
Overview of CERN BIS and Communication Hardware
Injectors BLM system: PS Ring installation at EYETS
LINAC4 50 MeV phase BIS STATUS
B.Todd, M. Zerlauth, I. Romera, A. Castaneda
Purpose of this presentation
Commissioning and Testing the LHC Beam Interlock System
0v1.
Programmable Logic Controllers (PLCs) An Overview.
Combiner functionalities
Beam Interlocks for Detectors and Movable Devices
The LHC Beam Interlock System
Interlocking strategy
SPS Injection BIS - Draft requirements
Presentation transcript:

BIS main electronic modules - Oriented Linac4 - Stéphane Gabourin TE/MPE-EP Workshop on Beam Interlock Systems Jan 2015

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Outline BIC architecture -BIS hardware: simplified layout -BIS in LHC -BIS in Linac4 Manager CIBM -Critical code -Monitoring code Master Matrix CIBX Tester CIBT Interface with Target System CIBIT

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 BIS hardware simplified layout User Interfaces User Permit #1 #14 #2 (installed in User’s rack) Beam Interlock Controller copper cables User System #1 User System #2 User System #14 front rear FESA class or fiber optics links Beam Permit Loops (F.O.) (VME chassis)  The User Interfaces safely transmit User Permit signals from User Systems to the BIC  The BIC generates a Local Permit from the User Permits  The Local Permit is used to act on the Beam Permit  To reach high safety level, all the chain is fully redundant (A and B permits).

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 BIS hardware simplified layout User Interfaces User Permit #1 #14 #2 (installed in User’s rack) Beam Interlock Controller BIC copper cables User System #1 User System #2 User System #14 front rear FESA class or fiber optics links Beam Permit Loops (F.O.) (VME chassis) ( ) CIBG MenA20CIBM CIBT

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 BIS in LHC LHC BIC in UA63 LHC case (ring architecture):  Each CIBM gathers User Permits (up to 14) from User Systems  The useful User Permits are ANDED to generates a Local Permit  A Beam Permit, generated by the CIBG, circulates on a loop (optic fibers)  Each Local Permit, when FALSE, “opens” the Beam Permit loop  When Beam Permit becomes FALSE, the Detector triggers the Dumping System. User Permits Local Permit Beam Permit

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 BIS in Linac4 Linac4 case (tree architecture):  Each CIBM gathers User Permits (up to 14) from User Systems or from other CIBM  A logical AND of the useful User Permits generates a Local Permit  The Local Permit of the CIBM (CIBX) at the end of the tree is used as Beam Permit  The Beam Permit is transmitted to the Detector (electrical connection) by the CIBIT  When Beam Permit becomes FALSE, the Detector triggers the Target System. CIBX for Linac4 User Permits Local Permit Local Permit = Beam Permit Linac4 BIC

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Outline BIC architecture -BIS hardware: simplified layout -BIS in LHC -BIS in Linac4 Manager CIBM -Critical code -Monitoring code Master Matrix CIBX Tester CIBT Interface with Target System CIBIT

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Manager CIBM CIBM – Controls Interlocks Beam Manager Critical Function 1.Perform local ‘AND’ to make a LOCAL_BEAM_PERMIT from all USER_PERMITs 2.Filter each USER_PERMIT to remove glitches 3.Apply DISABLE jumpers to switch off unused channels 4.Allow MASKABLE inputs to be ignored if SETUP_BEAM_FLAG is TRUE Everything duplicated Critical is in a different device to Non-Critical (monitoring) Almost all data is only read by the monitoring (except software permit and mask) Fail Safe value applied if a user permit signal is faulty (or unplugged)

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Manager CIBM CIBM main characteristics:  Max3440 transceivers for each user input  2 CPLD (Xilinx XC95288XL) for critical code  1 FPGA (Xilinx Spartan3) for monitoring  VME interface connected on the monitoring  Each channel can be disabled by hardware (2*14 jumpers)  Up to 7 channels can be masked by software command User permits A User permits B Local permit A Local permit B

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Manager CIBM Beam Permit Loops for ring architecture Setup Beam Flag input Jumpers 2*14 User Permits (A and B) Masks on the last 7 inputs

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Manager CIBM – Critical code From the Max3440 From the Jumpers

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Manager CIBM – Critical code Real user permit From jumpersFrom user systemUser Permit after enableFrom the Max3440

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Manager CIBM – Critical code From software From Front panel

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Manager CIBM – Critical code Only half of the inputs can be masked User Permit after enable Real user permit From software From Front panel User Permit after mask

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Manager CIBM – Critical code

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Manager CIBM – Critical code  Probably the most critical code in the matrix => Implemented by 2 different programmers  Perpetual filtering is possible if there is noise = counters monitored, logged and alarmed Matrix A Matrix B User Permit after maskUser Permit after filter

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Manager CIBM – Critical code

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Manager CIBM – Critical code If INPUT (14->1) = TRUE AND SOFTWARE_PERMIT = TRUE then LOCAL_BEAM_PERMIT = TRUE User Permit after filter

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Manager CIBM – Monitoring code  Gather a maximum of data from the Critical codes for monitoring (and debug) purpose.  The memory is organized in 2 distinct parts:  Registers: to save statuses (permits, masks, disable, etc) - More than hundred 32-bits registers  History buffer: to keep a trace of the last 1024 “events”, mainly transitions (permits from TRUE to FALSE, etc). Used for diagnosis after a Post Mortem events.  Simulates the behavior of the matrix  Send the software permit and mask commands to the Critical Matrices

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Outline BIC architecture -BIS hardware: simplified layout -BIS in LHC -BIS in Linac4 Manager CIBM -Critical code -Monitoring code Master Matrix CIBX Tester CIBT Interface with Target System CIBIT

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Master Matrix CIBX Real implementation in Linac4 CIBX Obsolete  The same hardware is used but the VHDL code changes  1 code for each type of CIBX CIBX – Controls Interlocks Beam Master MatriX

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Master Matrix CIBX CIBX main components:  Max3440 transceivers for each user input  2 CPLD (Xilinx XC95288XL) for critical code  1 FPGA (Xilinx Spartan3) for monitoring  VME interface connected on the monitoring  Each channel can be disabled by hardware (2*14 jumpers)  Up to 7 channels can be masked by software command User permits A User permits B Local permit A Local permit B

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Master Matrix CIBX SIS = Software permit 1 = User Permit must be TRUE to get the Beam Permit 0 = User Permit must be FALSE to get the Beam Permit x = User Permit is not taken into account Beam Permit Example of the Linac4 Source RF

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Master Matrix CIBX  VHDL Critical code is implemented in a way that only little modification has to be done to modify the equations  Use of a rom constant, directly generated from Excel…  Monitoring code is the same that for the CIBM !

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Outline BIC architecture -BIS hardware: simplified layout -BIS in LHC -BIS in Linac4 Manager CIBM -Critical code -Monitoring code Master Matrix CIBX Tester CIBT Interface with Target System CIBIT

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Tester CIBT CIBT – Controls Interlocks Beam Tester CIBT main components:  Max3440 transceivers for each user interface input/output  1 FPGA (Spartan2) to test / monitor the User Interfaces (no redundancy)  1 FPGA (Spartan2) to control the display

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Tester CIBT 2 Functions 1.Test/Monitor the User Interfaces:  The CIBM/X monitor writes a “test” buffer to the CIBT, which transmits this info to all User Interfaces  The User Interfaces send a “monitoring” buffer to the CIBT, which save all the data and transmit them serially to the CIBM/X  The monitoring data is stored in registers of the CIBM/X, then send to the supervision The CIBT is NOT connected to the VME bus

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Tester CIBT 2 Functions 2.Provide the Beam Permit Info (BPI) to the User Interface User System  The BPI allows the User to know is there is beam in the machine  This is not a critical signal, but it can be used by the User system to enter in test mode (when BPI is FALSE)  Double triplication of the logic between the CIBM and CIBT to ensure integrity of the BPI

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Interface Transmitter CIBIT  The CIBIT recuperates the Local Permit of a CIBM to transmit it to the Target Systems by differential (2 wires) -> It becomes then the Beam Permit  It is configured for the LEFT CIBM or Right CIBM  It can send up to 4 Beam Permit to feed up to 4 Target Systems  Each Beam Permit is duplicated (A and B) and send to the Target System by 1 cable  Beam Permit A and Beam Permit B have each a monitoring included in the cable (2 more wires for the read back).

S. Gabourin / Workshop on Beam Interlock Systems / 3-4 Jan 2015 Discussion