B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 1 PXD Module Assembly - Overview and SWB bumping -

Slides:



Advertisements
Similar presentations
H.-G. Moser Max-Planck-Institut für Physik MPI Semiconductor Laboratory (Halbleiterlabor: HLL) Common project of the: Max-Planck-Institut fuer Physik (Werner.
Advertisements

2nd Open Meeting of the SuperKEKB Collaboration, KEK, March 2009 Ladislav Andricek, MPI fuer Physik, HLL 1 DEPFET Sensor R&D and Prototyping - Status -
ASE Flip-Chip Build-up Substrate Design Rules
Manchester 09/sept/2008A.Falou & P.Cornebise {LAL-Orsay}1 CALICE Meeting/ Manchester Sept 2008 SLAB Integration & Thermal Measurements.
Hybridization studies at Fermilab Prototype detectors –Readout chip mated to sensor –Experiences with both single dies and 4” and 6” wafers using Indium.
FSC-5178 FIGURE 1. PHOTOGRAPHS OF FRONT AND BACK OF SUB-PANEL AFTER SOLDER PASTED WITH SAC305 AND REFLOWED a). Front side of sub-panel b). Back side of.
UK – quad module. Experience with FE-I4 UK groups relatively new to ATLAS pixel Have 5 USBPix systems up and running now – Glasgow, Edinburgh, Manchester,
WP6 interconnect technology part
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Status and outlook of the Medipix3 TSV project
Plans for Demonstrator Flip Chip Bonding GTK meeting 9/12/08 1.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
March 20, 2001M. Garcia-Sciveres - US ATLAS DOE/NSF Review1 M. Garcia-Sciveres LBNL & Module Assembly & Module Assembly WBS Hybrids Hybrids WBS.
Fabian Hügging – University of Bonn – February WP3: Post processing and 3D Interconnection M. Barbero, L. Gonella, F. Hügging, H. Krüger and.
ECFA ILC Workshop, November 2005, ViennaLadislav Andricek, MPI für Physik, HLL DEPFET Project Status - in Summary Technology development thinning technology.
Thermo-mechanical activities at Valencia V. Castillo, C. Lacasta, A. Oyanguren, P. Ruiz PXD support (IFIC - Valencia) 26/7/2011.
Silicon Meeting July 10, 2003 Module and Stave Production Status James Fast Fermilab.
MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.
LCWS08, Chicago, November 2008 Ladislav Andricek, MPI fuer Physik, HLL 1 DEPFET Active Pixel Sensors - Status and Plans - Ladislav Andricek for the DEPFET.
Interconnection in IC Assembly
The Development of the Fabrication Process of Low Mass circuits Rui de Oliveira TS-DEM.
CALICE SiW EcalAboud Falou/ LAL-Orsay Detector SLAB Integration EUDET Prototype Slab cross section, thickness budget Space Frame Ladder {Step.
CERN SPD meeting, 4/06/2002V. Manzari for Bari SPD-Group1 Half-stave assembly Gluing procedure & glue characteristics Status of dummy components.
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
Module Radiation Length. Goals Estimate the expected radiation length of a module, based on the design and measurements on as-built modules Determine.
ASE ASE Flip-Chip Laminate Substrate Design ASE Flip-Chip Laminate Substrate Design Date : 07/15/03 Rev. H.
DOE CD-2/3a Review of the BTeV Project – December 14-16, BTeV Pixel Detector Pixel Module Assembly and Half-Plane Assembly Guilherme Cardoso James.
Status report Pillar-1: Technology. The “Helmholtz-Cube” Vertically Integrated Detector Technology Replace standard sensor with: 3D and edgeless sensors,
DEPFET Workhop, Ringberg, June Ladislav Andricek, MPG Halbleiterlabor Lessons learned from EMCMs assembly status - next steps.
Spanish Linear Collider Meeting, Valencia, December 2012 Ladislav Andricek, MPI für Physik, HLL 1 DEPFET APS for future collider applications -Status and.
Thinning and Interconnection DEPFET Meeting, Valencia, Sept Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples for thermal mock-ups.
7th PXD/SVD Workshop, Prague, January 2015 Rainer Richter, MPG Halbleiterlabor 1 Pilot Run - Status and Plans PXD9-6 Rainer Richter for the MPG Halbleiterlabor.
1 Tests of EMCM Felix Müller on behalf of the MPP / HLL TestCrew (H.-G. Moser, C. Koffmane, M. Valentan) Belle II PXD – ASIC Review October , 2014.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
Hybrid Boards for PXD6 5th International Workshop on DEPFET Detectors and Applications Sept Oct Christian Koffmane 1,2 1 Max-Planck-Institut.
PXD ASIC review, October 2014 ASIC Review 1 H-.G. Moser, 18 th B2GM, June 2014 Date and Location MPP, October 27, 10:00 – October 28, 16:00, Room 313 Reviewers:
VXD Workshop, Valencia, Jan Ladislav Andricek, MPG Halbleiterlabor 1 pilot module assembly - lessons learned -
6 th Belle PAC, KEK, February 26 and PXD - EVO, 5/March/2012 Ladislav Andricek, MPI für Physik, HLL 1
Hans-Günther Moser, PXD PXD Summary 1 PXD Sessions: Highlights 1)Sensor production 2) EMCM (& bump bonding) 3)System Simulations 4)Power Supplies and Services.
Jelena Ninković Testing PXD6 - summary and plans Jelena Ninkovic for the HLL team.
H.-G. Moser, 6 th PXD/SVD workshop, Pisa, Oct PXD Summary 1 DEPFET Sensors production yield inter-metal insulation EMCM electronic tests ASICs Schedule.
On-Module Interconnection and CNM Projects DEPFET Meeting, Bonn, February Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples.
B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 1 PXD Ladder Assembly - Conceptual design of jigs -
PXD ASIC Review, July 2015 Ladislav Andricek, MPG Halbleiterlabor Belle II PXD ASIC Review, the 2 nd …….. 1.
SOI for Belle II PXD DEPFET Meeting, Bonn, February Ladislav Andricek, MPI für Physik, HLL  update on thinning  samples for thermal mock-ups 
1 Test of Electrical Multi-Chip Module for Belle II Pixel Detector DPG-Frühjahrstagung der Teilchenphysik, Wuppertal 2015, T43.1 Belle II Experiment DEPFET.
1 May, 2009 Ladislav Andricek, MPI für Physik, HLL Interconnection Sensor - ASICs SuperBelle (and ILC) Ladder: -: MCM – ASICs in different technologies.
DEPFET workshop, Kloster Seeon, May 2014 Summary 1 Highlights Technical Coordination TB report schedule remarks.
B2GM, July 2013, Blacksburg, VA B2GM Summary 1 Blacksburg, VA, July 4-7 Executive changes Spokesperson: Peter Krizan -> Tom Browder IB Chair: Eunil Won.
DEPFET Workshop, May 2016 Ladislav Andricek, MPG Halbleiterlabor 1 o Documentation o Transition to “Production Mode” o Please update docu and place it.
Switcher (SWB) bumping
Testsystems PXD6 - testing plans overview - by Jelena NINKOVIC Hybrid Boards for PXD6 - by Christian KOFFMANE Source measurements on DEPFET matrices using.
Testing PXD6 - testing plans
Thinning and Plans for SuperBelle
Ladder Assembly All tools and jigs produced Glue dispensing works
Update on Bump Bonding GTK-Meeting Sep. 2, 2008 pr.
The CSOI approach for integrated micro channels
Hybrid Pixel R&D and Interconnect Technologies
ALICE-MFT-WP5-FPC- vidyo
Ladder Assembly All tools and jigs produced Glue dispensing works
ob-fpc: Flexible printed circuits for the alice tracker
The SOI Issue – Material for PXD9
Highlights of Atlas Upgrade Week, March 2011
PXD Summary Tests PXD9 Pilot Production ASICs Components Plans:
Thin Planar Sensors for Future High-Luminosity-LHC Upgrades
Module/Ladder Assembly
Codification of Flip Chip Knowledge
LPKF Laser Direct Structuring System
Interconnection in IC Assembly
Presentation transcript:

B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 1 PXD Module Assembly - Overview and SWB bumping -

Sensor production phases and where we are B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor metal_2 oxide metal_1polySi_1 polySi_2 n bulk deep p deep n p+ n+ Phase I – before metal Implantations Polysilicon Dielectric depositions Phase II - Alu Metal 1 isolation Metal 2 & ILD deposition, BCB metal_2 oxide metal_1polySi_1 polySi_2 n bulk deep p deep n p+ n+ Phase III – thinning and Cu Handle wafer removal Metal 3 (Copper) Passivation/solder stop  All batches finished  Phase II:EMCM production(s) for Alu/Cu :- technology confirmed with EMCM4  thinning and Cu tested on PXD6 :- final verification with PXD9 metal dummies 2

PXD9 thinned metal dummies B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 8 SOI Wafers, 2 with Copper 450/0.32/75 µm Alu-2 + co3n on top Final PXD9 back side Practice Cu after thinning  done, no problem and all subsequent process steps 3

Cutting edge – V-grooves B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 4 Practice Ladder Assembly procedure 5 wafers with alu on top, laser-cut Material for 5 inner ladders, and 10 outer Additional std. silicon samples for gluing tests

Module Assembly – procedure and status B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor Flip Chip of ASICs (~240°C):  Bumped ASICs have the same solder balls (SAC305)  DHP bumping at TSMC  DCD bumping ???, availability?  SWB bumping on chip level at PacTech  At IZM Berlin for EMCMs and also for final procedure  Meeting at IZM Dec. 2014: ready to go for pilot run in summer SMD placement (~200°C):  Passive components (termination resistors, decoupling caps)  Dispense solder paste/jetting of solder balls, pick, place and reflow  PbSn 37/63 solder balls  For EMCMs at Finetech, Berlin  Solder jetting, SMD placement at IFIC/NTC Valencia Kapton attachment (~160°C), wire bonding:  Solder paste printing on kapton,  SnBi solder  Wire-bond, wedge-wedge, 25 µm Al bond wires between kapton and substrate  EMCM and final at MPP Munich, no issues expected term. res 5 Ladder assembly: later in this session

Reminder: PacTech bumping (‘balling’) on chip level B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 6 1.ENIG  UBM 5µm Ni + flash Au 2. SB²  balls Sn-Ag-Cu “SAC305”

The result: 96 solder balls per chip, 100µm diameter B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 7

Summary of test results B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 8  20 (+10 for setup) SWB1.8 V1.0 bumped last summer  “mechanically” and optically (reported during past meetings)  height homogeneity okay  Shear tests passed: ball shear, ~50g/bump  X-ray: Voids/blisters < 15%, passed  Electrically tested at Mannheim (Probecard)  19/20 okay after bumping (Christian Kreidel)  Filp-chip to home made bump bond adapters at HLL  Basically same procedure as at IZM for EMCMs

Before Flipping B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 9 Reflow of bare chips at ~250 °C  dip is “ironed” out  but the balls are changing “somehow”.. Test flip-chip with and without this dummy reflow

X-ray of FC Assemblies B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 10 No dummy reflow with dummy reflow  The dip does not harm, don’t need to do it!

Taking it apart: shear tests – with dummy reflow B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 11 substrate ASIC :- imperfect wetting :- shear at UMB at substrate side :- low force: ~10 g/bump

Taking it apart: shear tests – without dummy reflow B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 12 substrate ASIC :- perfect wetting :- shear at UMB on substrate side :- still somewhat low force but acceptable: ~25 g/bump

Cross section of flip chip assembly B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 13

In Summary B2GM, Nov 2014 Laci Andricek, MPG Halbleiterlabor 14 :- preparations for last production phase finished, awaiting the PXD9-pilot to come :- thinned module samples (two wafers Copper) available :- practice FC, SMD, Kapton attach, ladder assembly … :- PacTech bumping of SWBs successful :- adjust ball size (100  80 µm) :- reduce Alu pad/passivation opening at ASICs to be the same as on module :- don’t expect 100% yield …