Microfabrication Home exercise #3 Return by Feb 21st, 22 o’clock

Slides:

Advertisements

Similar presentations

Malaviya National Institute of Technology

Advertisements

SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Power MOSFET (3) SD Lab. SOGANG Univ. BYUNGSOO KIM.

Course: Analog Circuit Design Time schedule: Tu We Th Office hours: Tu Exams: Feb. (2), Jun.-Jul. (2), Sep.

CMOS Fabrication EMT 251.

Derek Wright Monday, March 7th, 2005

Simplified Example of a LOCOS Fabrication Process

MetalMUMPs Process Flow

SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Power MOSFETs SD Lab. SOGANG Univ. Doohyung Cho.

Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.

Alternative technologies for Low Resistance Strip Sensors (LowR) at CNM CNM (Barcelona), SCIPP (Santa Cruz), IFIC (Valencia) M. Ullán, V. Benítez, J. Montserrat,

Lecture 11: MOS Transistor

Process integration

Bulk MEMS 2013, Part 2

Device Fabrication Example

MOS Capacitors ECE Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.

Digital Integrated Circuits © Prentice Hall 1995 Manufacturing Process CMOS Manufacturing Process.

Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.

BJT Processing 1. Implantation of the buried n + layer 2. Growth of the epitaxial layer 3. p + isolation diffusion 4. Base p-type diffusion 5. Emitter.

ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.

ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.

CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.

Pentagonal Group Standard Bipolar Process. HISTORY of SEMICONDUCTOR Evolved rapidly over the past 50 years 1 st practical analog integrated circuits appeared.

Outline Introduction CMOS devices CMOS technology

Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –

Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.

1 Absolute Pressure Sensors Z. Celik-Butler, D. Butler and M. Chitteboyina Nanotechnology Research and Teaching Facility University of Texas at Arlington.

Lecture 17 Problems & Solution(1). [1] What is the magnitude of the current flowing in the circuit shown in Fig. 2? [2] A copper wire has resistance 5.

IC Process Integration

Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.

Feb 2007Stith1 Semiconductors Material, Components, and Manufacture Joseph Stith February 2007.

Lecture 24a, Slide 1EECS40, Fall 2004Prof. White Lecture #24a OUTLINE Device isolation methods Electrical contacts to Si Mask layout conventions Process.

MIT Lincoln Laboratory NU Status-1 JAB 11/20/2015 Advanced Photodiode Development 7 April, 2000 James A. Burns ll.mit.edu.

Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.

IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.

ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.

MOS Capacitors UoG-UESTC Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the.

Microfabrication CHEM-E5115

Capacitance Contents: Capacitance Parallel plate capacitors and dielectrics Energy RC discharge.

Course: Analog Circuit Design Time schedule: Mo We Th Office hours: We Exams: Feb. (2), Jun.-Jul. (2), Sep.

Side ViewTop View Beginning from a silicon wafer.

Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,

(Chapters 29 & 30; good to refresh 20 & 21, too)

Patterning - Photolithography

CMOS Fabrication EMT 251.

Solar Cell and NMOS Transistor Process EE290G Joey Greenspun.

Date of download: 9/26/2017 Copyright © ASME. All rights reserved.

Process integration 2: double sided processing, design rules, measurements

Home 2 Return by January 29th, o’clock Into Return box 2 in MyCourses.

Basic Planar Processes

Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end

Microfabrication Home 3 exercise Return by Feb 5th, 22 o’clock

Microfabrication Home exercise 1

Microfabrication CHEM-E5115 sami. fi victor

Manufacturing Process I

EMT362: Microelectronic Fabrication

Prof. Haung, Jung-Tang NTUTL

Team Corrosion EE412 Week 3 Alex and Joey Mentor: J Provine

Bonding interface characterization devices

Temperature Sensors on Flexible Substrates

CMOS Process Flow.

Fab. Example: Piezoelectric Force Sensor (1)

VLSI System Design LEC3.1 CMOS FABRICATION REVIEW

Bipolar Processes Description

Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si

Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.

Manufacturing Process I

(2) Incorporation of IC Technology Example 18: Integration of Air-Gap-Capacitor Pressure Sensor and Digital readout (I) Structure It consists of a top.

Manufacturing Process I

Basic Planar Process 1. Silicon wafer (substrate) preparation

Presentation transcript:

Microfabrication Home exercise #3 Return by Feb 21st, 22 o’clock

Q1: JFET fabrication process Explain step-by-step the fabrication process of the JFET shown below. Assuming source to have 2 µm linewidth, explain other sizes and spacings. Also list junction depths and film thicknesses. Hint: gate/source metallization is done in the end. n+ substrate n- epi p+ n+ p+ drain gate source gate

Q2: Passives What is the nitride thickness if areal capacitance density is 4 nF/mm 2, and nitride  =7 ? Why is the capacitor bottom contact hole made by plasma etching and top contact hole by wet etching ? SiCr thin film resistor resistivity is 2000 µOhm-cm. Design a 5 kOhm resistor ! How much area is needed if 3 µm LW is used ? SiCr resistor

Q3: Capacitor design (2 points) a)Explain step-by-step the fabrication process of the bonded capacitor. Both top and bottom plates are aluminum, and dielectric is air. b) If C=4 pF is needed, give dimensions of the device! c) If 1 fF capacitance change is detectable, what is the corresponding displacement of the movable electrode ? Pyrex Al

Q4. Thermal oxidation a) Explain where thermal oxide will grow in the structure shown on the right. Very detailed answer, by drawing ! b) What else will happen during thermal oxidation ?

Q5. Ion implantation a) If 200 mm wafers receive cm -2 phosphorous implant dose, how many wafers can be implanted using a PH 3 bottle of 3 liter volume (STP) ? b) If ion current is 1mA, what is the interval for bottle changing ?