LAB 6 JTAG and Multi-ICE 第四組 R91921042 蘇倉弘 R91921054 莊銘罡 R90921003 陳建志.

Slides:



Advertisements
Similar presentations
Cortex-M3 Implementation Overview. Chapter 6 in the reference book.
Advertisements

Microprocessors Typical microprocessor controlled devices: Camera, mobile phone, stereo, mp3 player, electronic toys… High-level microprocessor controlled.
Copyright  Oracle Corporation, All rights reserved. 1 Creating an Application: The AppBuilder for Java IDE.
Basic Input Output System
The ARM7TDMI Hardware Architecture
Presenter : Chien-Hung Chen Tsung-Cheng Lin Kuan-Fu Kuo EICE team Open On-Chip Debugger Ch6. Design and Architecture.
Debugging code with limited system resource. Minheng Tan Oct
MCT260-Operating Systems I Operating Systems I Introduction to Operating Systems.
The IDE (Integrated Development Environment) provides a DEBUGGER for locating and correcting errors in program logic (logic errors not syntax errors) The.
Ritu Varma Roshanak Roshandel Manu Prasanna
Chapter 2: Impact of Machine Architectures What is the Relationship Between Programs, Programming Languages, and Computers.
1-1 Embedded Software Development Tools and Processes Hardware & Software Hardware – Host development system Software – Compilers, simulators etc. Target.
DEBUGGERS For CS302 Data Structures Course Slides prepared by TALHA OZ (most of the text is from
Introduction Purpose Objectives Content Learning Time
1 Semester 2 Module 2 Introduction to Routers Yuda college of business James Chen
Cortex-M3 Debugging System
Silicon Labs ToolStick Development Platform
Spring 2014 SILICON VALLEY UNIVERSITY CONFIDENTIAL 1 Introduction to Embedded Systems Dr. Jerry Shiao, Silicon Valley University.
Secure Embedded Processing through Hardware-assisted Run-time Monitoring Zubin Kumar.
Alternate Version of STARTING OUT WITH C++ 4 th Edition Chapter 1 Introduction to Computers and Programming.
Chapter Introduction to Computers and Programming 1.
Chapter 5 Basic Input/Output System (BIOS)
Basic Input Output System
Getting Started Installing GreenHills and Net+OS Setting up the Development Board Building the Sample Application.
COMPUTER SYSTEM LABORATORY Lab10 - Sensor II. Lab 10 Experimental Goal Learn how to write programs on the PTK development board (STM32F207). 2013/11/19/
Memory & Storage Architecture Seoul National University GDB commands Hyeon-gyu School of Computer Science and Engineering.
National Taiwan University JTAG and Multi-ICE Speaker : 沈文中.
9 Chapter Nine Compiled Web Server Programs. 9 Chapter Objectives Learn about Common Gateway Interface (CGI) Create CGI programs that generate dynamic.
Cisco S2 C4 Router Components. Configure a Router You can configure a router from –from the console terminal (a computer connected to the router –through.
Computer Emergency Notification System (CENS)
NIOS II Ethernet Communication Final Presentation
Lab I Real-Time Embedded Operating System for a SoC System.
25 April 2000 SEESCOASEESCOA STWW - Programma Evaluation of on-chip debugging techniques Deliverable D5.1 Michiel Ronsse.
Debugging parallel programs. Breakpoint debugging Probably the most widely familiar method of debugging programs is breakpoint debugging. In this method,
SOC Consortium Course Material Debugging and Evaluation Speaker: Yung-Tsung Wang InstructorProf. Tsung-Han Tsai.
Lab 2 Parallel processing using NIOS II processors
COMPILERS CLASS 22/7,23/7. Introduction Compiler: A Compiler is a program that can read a program in one language (Source) and translate it into an equivalent.
Dale Roberts Debugger Dale Roberts, Lecturer Computer Science, IUPUI Department of Computer and Information Science, School.
Implementation of Embedded OS Lab4 Cortex-M3 Programming.
Unit - V. Debugging GNU Debugger helps you in getting information about the following: 1.If a core dump happened, then what statement or expression did.
© 2000 Morgan Kaufman Overheads for Computers as Components Host/target design  Use a host system to prepare software for target system: target system.
Embedded Systems Design with Qsys and Altera Monitor Program
SOC Consortium Course Material Code Development Speaker: Lung-Hao Chang 張龍豪 Directed by Prof. Andy Wu 吳安宇 March 19, 2003 National Taiwan University Adopted.
Introduction to Computing Systems and Programming Programming.
7.1 Operating Systems. 7.2 A computer is a system composed of two major components: hardware and software. Computer hardware is the physical equipment.
CHAPTER 3 Router CLI Command Line Interface. Router User Interface User and privileged modes User mode --Typical tasks include those that check the router.
OPERATING SYSTEMS (OS) By the end of this lesson you will be able to explain: 1. What an OS is 2. The relationship between the OS & application programs.
Programming and Debugging with the Dragon and JTAG Many thanks to Dr. James Hawthorne for evaluating the Dragon system and providing the core content for.
Dale Roberts Debugger Dale Roberts, Lecturer Computer Science, IUPUI Department of Computer and Information Science, School.
Fermilab Scientific Computing Division Fermi National Accelerator Laboratory, Batavia, Illinois, USA. Off-the-Shelf Hardware and Software DAQ Performance.
1 © 2004, Cisco Systems, Inc. All rights reserved. CCNA 2 v3.1 Module 2 Introduction to Routers.
Inside a Computer. Computer Hardware/Software What is the difference? Computer Hardware.
Maj Jeffrey Falkinburg Room 2E46E
OPERATING SYSTEM CONCEPT AND PRACTISE
Computer System Laboratory
DDC 2223 SYSTEM SOFTWARE DDC2223 SYSTEM SOFTWARE.
BASIC PROGRAMMING C SCP1103 (02)
Programming and Debugging with the Dragon and JTAG
CA Final Project – Multithreaded Processor with IPC Interface
Computer System Laboratory
Implementation of Embedded OS
Microcontroller Applications
BASIC PROGRAMMING C SCP1103 (02)
UNIT – Microcontroller.
Introduction of microprocessor
JTAG and Multi-ICE National Taiwan University
CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 3)
IB Computer Science Topic 2.1.1
Computer System Laboratory
JTAG, Multi-ICE and Angel
Presentation transcript:

LAB 6 JTAG and Multi-ICE 第四組 R 蘇倉弘 R 莊銘罡 R 陳建志

OUTLINE Introduction to the Multi-ICE components EmbeddedICE Watchpoints and Breakpoints Connecting Multi-ICE to AXD Lotto Program

Introduction to the Multi-ICE components

EmbeddedICE A debug monitor, such as Angel, is an application that runs on the board in conjunction with the user application, and requires some resource to beavailable for it on the board. This means that Angel requires ROM to store the debug monitor code, RAM to store its data, and control over the exception vectors to allow it to gain control of the ARM while the user application is running.

EmbeddedICE The EmbeddedICE debug architecture, on the other hand, requires no such resource. the debuggee needs no special hardware to support debugging (the EmbeddedICE macrocell and the JTAG TAP controller are all that is required) no memory in the debuggee system need be set aside for debugging, and no special software need be incorporated to allow debugging.

Note : Although the EmbeddedICE debug architecture requires no memory on the target to operate, the target will still require some memory for executing its own application code. EmbeddedICE

Watchpoints and Breakpoints Watchpoints All ARM debugger watchpoints are data-changed watchpoints, that is, they are not activated if the data point is read or written to with the same data value as the one currently in memory. Hardware versus software watchpoints Hardware watchpoints are implemented using an EmbeddedICE macrocellpoint to spot data writes to addresses that fall inside a mask. This type of watchpoint is efficient because execution stops only when the relevant data is written. Software watchpoints make no use of the EmbeddedICE macrocell. Instead, after each instruction is executed, the data locations concerned are examined to see whether their values have changed. This type of watchpoint drastically reduces execution performance.

Watchpoints are taken when the data being watchpointed has changed. When this happens, the program counter is updated to point to the instruction following the one that caused the watchpoint to be taken. The value of the watchpointed data is therefore the new value, not the old value. Watchpoints and Breakpoints Breakpoints are taken when the instruction being breakpointed reaches the execution stage of the pipeline, but before it is executed. So, when the breakpoint is taken, the program counter is not updated, and retains the address of the breakpointed instruction. Note : Inside the core of an ARM, the program counter typically points to two instructions beyond the currently executing instruction However, the ARM debuggers simplify this by reporting a modified value for the program counter, so that when it is displayed within the debugger, its contents are the address of the instruction being

Watchpoints and Breakpoints

1.Starting the Multi-ICE server (1)Ensure that: The Multi-ICE interface unit is plugged into the workstation The Multi-ICE interface unit is plugged into the target JTAG connector The target is powered up The green power light on the interface unit is glowing brightly (2)Select Start -> Program -> ARM Multi-ICE v2.2 -> Multi-ICE Server. (3)File -> Auto-configure 2.Perform a variety of debugging tasks Experiment Steps Connecting Multi-ICE to AXD

Before using Multi-ICE, we must connect Multi- ICE to AXD first. Connecting Multi-ICE to AXD AXD->OPTIONS->CONFIGURE TARGET

1.Select Options->Configure Target (from the AXD Options menu) 2.If Multi-ICE is not listed in the Target Environment, we must add it in the Target Environment 3. Configure the Multi-ICE.dll How to setup Multi-ICE configuration Connecting Multi-ICE to AXD

ARMulator Multi-ICE Connecting Multi-ICE to AXD

Error Message Solution Ignore this message and configure target again Connecting Multi-ICE to AXD

Number of the set: N. The numbers must be included in these N sets of number Numbers chosen by user Numbers chosen by computer Lotto Program

Input parameters Number sets chosen by ourselves Number sets chosen by computer Result Lotto Program

Multi-ICE(DUI0048E_MICE2_1_UG.PDF) Embedded ICE (ARM DAI 0031C) Embedded Trace Macrocell (ARM DDI 015BD) Reference