AHCAL LDA CALICE electronics and DAQ Meeting DESY Hamburg, Dec. 10, 2012 André Welker Bruno Bauss, Volker Büscher, Reinhold Degele, Sascha Krause, Yong.

Slides:



Advertisements
Similar presentations
Uli Schäfer 1 Ethernet-driven control and data acquisition scheme for the Timepix-based TPC readout R. Degele, C. Kahra, U. Schäfer, M.Zamrowski Univ.
Advertisements

Uli Schäfer 1 Ethernet-driven control and data acquisition scheme for the Timepix-based TPC readout C. Kahra, U. Schäfer, M.Zamrowski Uni Mainz.
Die folgenden slides werden zur Zeit noch überarbeitet 1 slide pro aktivität Wichtig ist die Information: 1. Motivation: worum geht es? Was sind die Ziele?
– Calice Collaboration Meeting
AHCAL Mechanics and test beam setups status report Karsten Gadow AHCAL Main Meeting DESY,
Clock module for TB spring 2012 Uli Schäfer 1 R.Degele, P.Kiese, U.Schäfer, A.Welker Mainz.
11 May 2007UK DAQ Status1 Status of UK Work on FE and Off-Detector DAQ Paul Dauncey For the CALICE-UK DAQ groups: Cambridge, Manchester, Royal Holloway,
1 Overview of DAQ system DAQ PC LDA ODR Detector Unit DIF CCC Detector Unit DIF Detector Unit DIF Detector Unit DIF Storage Control PC (DOOCS) DAQ PC ODR.
Dec 11, 2001E. Hazen -- ATLAS Muon Electronics1 ATLAS MDT Electronics On-Chamber CSM Adapter Proposed Features: –Mounts on CSM Motherboard just like the.
David Bailey Manchester. Summary of Current Activities UK Involvement DAQ for SiW ECAL (and beyond) “Generic” solution using fast serial links STFC (CALICE-UK)
Mathias Reinecke CALICE meeting Argonne EUDET module – Electronics Integration Contents -Next prototype : architecture -HCAL Base Unit (HBU)
Bart Hommels for the UK-DAQ group Status of DIF, DAQ for SiW Ecal DIF status LDA status DAQ (ODR & software) status CALICE / EUDET DAQ – DESY.
Status of CCC CALICE Collaboration Meeting DESY Hamburg, 21. March 2013 André Welker Lennart Adam, Bruno Bauss, Volker Büscher, Reinhold Degele, Karl Heinz.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
AHCAL Electronics. Status and Outlook Mathias Reinecke AHCAL main Meeting D ESY Hamburg, Dec. 16th, 2014.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Mainz hardware activities - clock module for TB spring R.Degele, P.Kiese,U.Schäfer, A.Welker Mainz Uli Schäfer 1.
CALICE: status of a data acquisition system for the ILC calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.
Wing LDA CALICE Collaboration Meeting DESY Hamburg, 21. March 2013 André Welker Lennart Adam, Bruno Bauss, Volker Büscher, Reinhold Degele, Karl Heinz.
AHCAL – DIF Interface EUDET annual meeting – Paris Oct M. Reinecke.
AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.
08/10/2007Julie Prast, LAPP, Annecy1 The DHCAL DIF and the DIF Task Force Julie Prast, LAPP, Annecy.
EUDET FEE status C. de LA TAILLE. EUDET annual meeting 6 oct 08 cdlt : FEE statrus 2 EUDET module FEE : main issues 2 nd generation ASICs –Self triggering.
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.
Detector Interface (DIF) Status CALICE meeting – DESYDec Mathias Reinecke.
R&D for a 2nd generation AHCAL prototype LCWS 2007 – DESY Hamburg Mathias Reinecke on behalf of the AHCAL partners.
AHCAL Mechanics status report Karsten Gadow CALICE Collaboration Meeting Argonne,
24 Mar 2009Paul Dauncey1 CALICE-UK: The Final Curtain Paul Dauncey, Imperial College London.
Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:
CALICE / Silicon PM activities Detector and readout electronics development Development of a system for mass production of AHCAL “HBU” scintillator/PCB.
AHCAL Electronics. Status Commissioning Mathias Reinecke for the AHCAL developers HCAL main meeting Hamburg, Dec. 10th, 2009.
The HCAL barrel absorber structure
Mathias Reinecke CALICE week Manchester DIF development – Status and Common Approach Mathias Reinecke for the CALICE DAQ and Front-End developers.
CALICE Si-W ECAL (& ILD) power pulsing (cabling) C.Clerc LLR, Ecole polytechnique, Palaiseau R. Cornat P.Mora de Freitas G.Musat J.-F. Roig.
Update on the project - selected topics - Valeria Bartsch, Martin Postranecky, Matthew Warren, Matthew Wing University College London CALICE a calorimeter.
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
Marc Kelly, Maurice Goodrick, Bart Hommels CALICE / EUDET DAQ – DESY CALICE (ECAL) / EUDET DAQ: DIF and LDA Status.
1 On- and near-detector DAQ work for the EUDET calorimeters Valeria Bartsch, on behalf of CALICE-UK Collaboration.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
AHCAL Electronics. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE Days DESY Hamburg, March 31st, 2009.
AHCAL Integration. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE week Lyon IPNL, Sept. 16th – 18th, 2009.
12/09/2007Julie Prast, LAPP, Annecy1 The DIF Task Force and a focus on the DHCAL DIF Remi Cornat, Bart Hommels, Mathias Reinecke, Julie Prast.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
1 Update on the project - selected topics - Valeria Bartsch, Martin Postranecky, Matthew Warren, Matthew Wing University College London.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
News from the 1m 2 GRPC SDHCAL collection of slides from : Ch.Combaret, I.L, H.Mathez, J.Prast, N.Seguin, W.Tromeur, G.Vouters and many others.
Maurice Goodrick, Bart Hommels CALICE DAQ, UCL DIF & intermediate board Intermediate board: Power distribution (& pulsing?!)‏ Clock fanout Level.
EUDET HCAL prototype; mechanics Felix Sefkow Work by K.Gadow, K.Kschioneck CALIC collaboration meeting Daegu, Korea, February 20, 2009.
ScCAL Data Acquisition System
14.4. Readout systems for innovative calorimeters
ILD & Test Beam DAQs session
Progress of Megatile Studies
Megatile Studies Yong Liu Johannes Gutenberg Universität Mainz
LED notched fibre system short HBU0 party with QMB6
CALICE DAQ Developments
Test Beam Request for the Semi-Digital Hadronic Calorimeter
Wing-LDA Timing & performance Beam Interface (BIF)
AHCAL Beam Interface (BIF)
AHCAL Detector Interface electronics
CALICE meeting 2007 – Prague
ECAL Integration / CALICE DAQ task force
Status of the DHCAL DIF Detector InterFace Board
Testbeam Timing Issues.
C. de La Taille IN2P3/LAL Orsay
CALICE/EUDET Electronics in 2007
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
ECAL electronics schedule
CALICE meeting 2007 – Prague
FEE Electronics progress
Presentation transcript:

AHCAL LDA CALICE electronics and DAQ Meeting DESY Hamburg, Dec. 10, 2012 André Welker Bruno Bauss, Volker Büscher, Reinhold Degele, Sascha Krause, Yong Liu, Lucia Masetti, Uli Schäfer, Rouven Spreckels, Stefan Tapprogge, Rainer Wanke

Readout chain General info: 2André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012 Clock and Control Card

Readout chain General info: 2 AHCAL specific LDA André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012

Cambridge Meeting September Put LDA board inside cable shaft: André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012

Cambridge Meeting September Solution: LDA with flex ribbon cable: Consists of four separated parts: 1.Three passive PCBs: the 48 HDMI-connectors are on this three PCBs. 2.One active PCB: on this mezzanine we can change our FPGA/processor without problems. André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012

Cambridge Meeting September Solution: LDA with flex ribbon cable: Consists of four separated parts: 1.Three passive PCBs: the 48 HDMI-connectors are on this three PCBs. 2.One active PCB: on this mezzanine we can change our FPGA/processor without problems. André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012

ILD and the LDA 5 ILD barrel : André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012

ILD and the LDA 5 ILD barrel : André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012 readout 2 HCAL segments

ILD and the LDA 5 ILD barrel : André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012 HCAL shaft with cooling pipes and TPC cables readout 2 HCAL segments

ILD and the LDA 5 ILD barrel : André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012 HCAL shaft with cooling pipes and TPC cables readout 2 HCAL segments ECAL shaft

ILD and the LDA 5 ILD barrel : André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012 readout 2 HCAL segments More than anticipated: HDMI-connectors on the PCBs. HCAL shaft with cooling pipes and TPC cables ECAL shaft

Specific AHCAL LDA 6 Solution: LDA with flex ribbon cable: Consists of four separated parts: 1.Three passive PCBs: the HDMI-connectors are on this three PCBs. 2.One active PCB: on this mezzanine we can change our FPGA/processor without problems. André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012 Middle WingRight WingLeft Wing

Wing-LDA The three PCBs: 1. Wing with 18 HDMI-connectors routed (without flex ribbon cable): 7 450mm André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012

Wing-LDA The three PCBs: 2. Middle PCB with 12 HDMI-connectors (without flex ribbon cable): 8 400mm DATA/BUSY TRIG/CLK/DATA DATA/BUSY TRIG/CLK/DATA André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012

Wing-LDA The three PCBs: 3. FPGA mezzanine: 9 1.First test with Mars-ZX3 PCB:  New Xilinx FPGA/processor (108 I/Os), needed Later with a FPGA/processor who can handle more I/Os: 110mm Zync André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012 Mars-ZX3

Amount of data Data: 1.1 SPIROC max bits (8bits ID, 256bits time stamp, 9216bits TDC, 9216bits Data) 10André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012

Amount of data Data: 1.1 SPIROC max bits (8bits ID, 256bits time stamp, 9216bits TDC, 9216bits Data) 2.Per Slab max. 24 SPIROCs 10André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012

Amount of data Data: 1.1 SPIROC max bits (8bits ID, 256bits time stamp, 9216bits TDC, 9216bits Data) 2.Per Slab max. 24 SPIROCs 3.Max. 3 Slabs  72 SPIROCs per DIF  bits (per 200ms)  829,9kB/s  96 x 829,9 kB/s max. 100MB/s with 1GBit Ethernet  77,03MB/s maximum amount of data 10André Welker, CALICE electronics Meeting, DESY, Dec. 10, 2012

Beam DAQ HCAL (Ethernet) DAQ ECAL (Ethernet) HBU 2013 TB (DESY) André Welker, CALICE electronics Meeting, DESY, Dec. 10,

Next steps Timeline: 1.Finalizing layout for a full-sized functional demonstrator. 2.Working on the software/firmware for the LDA. 3.Requiring more details on the new DIF firmware. 4.Start tests at the Mainz PRISMA detector lab. So that we are ready for the next TB. 12André Welker, CALICE Collaboration Meeting, Cambridge, Sep. 18, 2012

Next steps Are there some questions? 12André Welker, CALICE Collaboration Meeting, Cambridge, Sep. 18, 2012 Thank you for your attention!