CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.

Slides:



Advertisements
Similar presentations
Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
Advertisements

ESODAC Study for a new ESO Detector Array Controller.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
Phase-0 Topological Processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.
ATLAS L1 Calorimeter Trigger Upgrade - Uli Schäfer, MZ -
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Uli Schäfer 1 (Not just) Backplane transmission options Upgrade will always be in 5 years time.
Uli Schäfer 1 (Not just) Backplane transmission options.
S. Silverstein For ATLAS TDAQ Level-1 Trigger updates for Phase 1.
Samuel Silverstein Stockholm University L1Calo upgrade hardware planning + Overview of current concept + Recent work, results.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Uli Schäfer 1 (Not just) Backplane transmission options Uli, Sam, Yuri.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
S. Silverstein For ATLAS TDAQ Level-1 Trigger upgrade for Phase 1.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Uli Schäfer 1 (Not just) Backplane transmission options.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Samuel Silverstein Stockholm University L1Calo upgrade discussion Overview Issues  Latency  Rates  Schedule Proposed upgrade strategy R&D.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.
JEP HW status and FW integration plans Uli Schaefer and Pawel Plucinski Johannes-Gutenberg Universitaet Mainz Stockholm University.
CMX (Common Merger eXtension module) Y. Ermoline for CMX collaboration Preliminary Design Review, Stockholm, 29 June 2011.
Topology System Uli Schäfer 1 B.Bauß, V.Büscher, W.Ji, U.Schäfer, A.Reiß, E.Simioni, S.Tapprogge, V.Wenzel.
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
June 29th 2005Ph. BUSSON LLR Ecole polytechnique, Palaiseau1 Plans for a new TCC for the endcaps Characteristics: reminder Preliminary list of tasks and.
11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.
CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
April CMS Trigger Upgrade Workshop - Paris1 Christian Bohm, Stockholm University for the L1 calorimeter collaboration The ATLAS Trigger Upgrade.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
CMX status Yuri Ermoline for the MSU group Mini-TDAQ week, CERN, 9-11 July 2012,
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
CMX Hardware Status Chip Brock, Dan Edmunds, Philippe Yuri Ermoline, Duc Bao Wojciech UBC Michigan State University 25-Oct-2013.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 12-May-2014.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
Algorithms and TP Y. Ermoline et al. Level-1 Calorimeter Trigger Joint Meeting, Heidelberg, January 11-13, 2010.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 19-May-2014.
Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.
JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.
Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.
US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
CMX Collection file for current diagrams 30-Apr-2014.
17 December, 2010 ATLAS L1Calo upgrade meeting Meeting overview Recent hardware developments, ideas.
AFP Trigger DAQ and DCS Krzysztof Korcyl Institute of Nuclear Physics - Cracow on behalf of TDAQ and DCS subsystems.
CMX firmware development Pawel Plucinski Stockholm University Stockholm University CMX firmware status G-Link and GTX serializer Clock manager Memory Conclusions.
Amsterdam, Oct A. Cotta Ramusino, INFN Ferrara 1 EUDRB: status report and plans for interfacing to the IPHC’s M26 Summary: EUDRB developments.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
DAQ Selection Discussion DAQ Subgroup Phone Conference Christopher Crawford
Samuel Silverstein, SYSF ATLAS calorimeter trigger upgrade work Overview Upgrade to PreProcessor MCM Topological trigger.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
TBD The Matrix Card Status and Plans Dr. John Jones Princeton University
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
ATLAS calorimeter and topological trigger upgrades for Phase 1
CALICE DAQ Developments
L1Calo Phase-1 architechure
L1Calo upgrade discussion
Run-2  Phase-1  Phase-2 Uli / Mainz
CPM plans: the short, the medium and the long
M. Krivda for the ALICE trigger project, University of Birmingham, UK
CMX Status and News - post PRR -
CMX scope and functionalities
Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez
(Not just) Backplane transmission options
Presentation transcript:

CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012

CMX development work on 3 fronts 1.VME/ACE/TTC interface “daughter – Yuri 2.CMX input module – Wojtek and Yuri – Philippe, Dan, and Chip 7-Mar-20122

Initial CMX design studies phase Addressed two main questions: 1)FPGA choice for implementing the Base-CMX functionality 2)Strategies, costs and risks for adding Topological Processing capability to the CMX platform 7-Mar-20123

Definition: Base-CMX functionality 1)All of CMM functionality (both Crate CMM and System CMM) – Receive and process 400 JEM/CPM input signals CMM rate) – All Crate CMXs send local summary to their System CMX through backplane connectors over LVDS cables rate than CMM) – System CMXs form and send triggering information to CTP over LVDS cables (same as CMM) – all CMXs send ROI and DAQ information over G-links (same as CMM) 2)Send JEM/CPM info out to a TP optically – using 12-fiber ribbons – with some level of duplication (at least 2x copies sent) – 6.4Gbps nominally sufficient for all raw data on one 12-fiber ribbon – also possible to send zero-suppressed data on less fibers 7-Mar-20124

Definition: TP-CMX functionality Topological Processing capability on CMX platform 1) Receive optical inputs from some/all 12x CMXs 2) Run multiple Topological Algorithms 3) Send Topological Triggering Information to CTP  TP-CMX functionality is needed if dedicated TP is not built, or availability delayed, or as additional safety/backup  The CMX platform could then be asked to provide some generic TP functionality  Or added flexibility: “TP-CMX” capability could also be used to support future upgrades e.g. new Base-CMX algorithms needing a larger volume of Crate->System communication  TP-CMX functionality is needed if dedicated TP is not built, or availability delayed, or as additional safety/backup  The CMX platform could then be asked to provide some generic TP functionality  Or added flexibility: “TP-CMX” capability could also be used to support future upgrades e.g. new Base-CMX algorithms needing a larger volume of Crate->System communication 7-Mar-20125

Initial CMX design studies phase Started with guidance from Stockholm Review – Use Xilinx Virtex 6 – Design for 6.4Gb optical outputs – Implement G-link encoding on FGPA  Generally be conservative to deliver on time Conclusions from Feb 2012 Technical Workshop at RAL – Recommend Two FPGAs: one for Base-CMX + one for TP-CMX function – Two CMX types: e.g. an implementation might be 1 (plus spares) with 2 FPGAs, 11 (plus spares) with 1 FPGA – Plan for operating the Crate CMX to System CMX LVDS cables at up to 4x current speed, i.e. 160Mbps  may require new cables or RTMs – Base-CMX function should provide 2x 12-fiber output ribbons – TP-CMX function should receive 3x 12-fiber input ribbons 7-Mar-20126

Dual FPGA: Base-CMX and TP-CMX If TP-CMX functionality is desired on CMX platform  use two FPGAs: Base-CMX and TP-CMX are totally separate functions: – logically don't share inputs or outputs – operationally in separate latency time segments TP-CMX needs access to CTP output  simply do not choose a System CMX to operate as a TP CMX Separate Base-CMX from TP-CMX firmware  Easier commissioning, easier operation, easier firmware management and easier updates Use smaller Virtex 6 package LX550T-FF1759 for both FPGAs Layout made simpler by separating routing challenges A board TP CMX capability was originally only an option. – Accepting the RAL recommendations with Two CMX types will require only a modest increment in cost. 7-Mar-20127

VME-- Interface TP-CMX FPGA Virtex-6 LX550T-FF1759 TP-CMX FPGA Virtex-6 LX550T-FF1759 Base-CMX FPGA Virtex-6 LX550T-FF1759 Base-CMX FPGA Virtex-6 LX550T-FF x Optic OUT 12x Optic IN DAQ ROI DAQ ROI TCM Interface VME-- TCM Inputs from all JEM or CPM processors from this crate LVDS cables From Crate To System CMX 400 single 160Mbps 3x27 LVDS up to 160 Mbps 2x 12-fiber ribbons OUT 3x 12-fiber ribbons IN 6.4 Gbps outputs to Standalone TP and/or TP-CMX 2x G-Link Out 6.4 Gbps inputs re-bundled from up to 12 Base-CMX CTP output 2x33 LVDS 40 Mbps (from TP-CMX via Base-CMX) CMX Card with Base-CMX functionality and TP-CMX capability 7-Mar-20128

VME-- Interface Base-CMX FPGA Virtex-6 LX550T-FF1759 Base-CMX FPGA Virtex-6 LX550T-FF x Optic OUT DAQ ROI TCM Interface VME-- TCM Inputs from all JEM or CPM processors from this crate LVDS cables From Crate To System CMX 400 single 160Mbps 3x27 LVDS up to 160 Mbps 2x 12-fiber ribbons OUT 6.4 Gbps outputs to Standalone TP and/or TP-CMX 2x G-Link Out CMX Card with Base-CMX functionality only CTP output 2x33 LVDS 40 Mbps (System CMX only) 7-Mar-20129

Overview of possible usage options Flexibility is illustrated in following diagrams… CMM emulation only Base-CMX functionality only – Send data to Standalone TP (Raw or Zero-suppressed) TP-CMX functionality used – Only CMX-TP – Both CMX-TP and Standalone TP – In Crate to System CMX communication (not used as TP) 7-Mar

ElectronEnergyJetTau Base- CMX FPGA Base- CMX FPGA to CTP LVDS Cables to CTP Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA LVDS Cables LVDS Cables LVDS Cables Crate CMXs System CMXs CMX emulation of CMM functionality (no TP involved) 7-Mar

ElectronEnergyJetTau Base- CMX FPGA Base- CMX FPGA to CTP LVDS Cables to CTP Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA LVDS Cables LVDS Cables LVDS Cables Crate CMXs System CMXs to CTP Standalone Topological Processor Standalone Topological Processor 2. Standalone TP receiving Raw CMX Inputs x 12-fiber ribbons 1 x 12-fiber ribbon 7-Mar

ElectronEnergyJetTau Base- CMX FPGA Base- CMX FPGA to CTP LVDS Cables to CTP Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA LVDS Cables LVDS Cables LVDS Cables Optical Patch Panel Optical Patch Panel Crate CMXs System CMXs to CTP Standalone Topological Processor Standalone Topological Processor N x Standalone TP receiving Zero-Suppressed CMX Inputs 12 x 12-fiber ribbons 12 1 x 12-fiber ribbon 7-Mar

ElectronEnergyJetTau Base- CMX FPGA Base- CMX FPGA to CTP LVDS Cables to CTP Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA LVDS Cables LVDS Cables LVDS Cables Optical Patch Panel Optical Patch Panel TP- CMX FPGA TP- CMX FPGA to CTP TP- CMX FPGA TP- CMX FPGA to CTP Crate CMXs System CMXs One (or more) CMX TP receiving Zero-Suppressed Inputs 1 x 12-fiber ribbon x 12 fiber ribbons 3 x 12-fiber 7-Mar

ElectronEnergyJetTau Base- CMX FPGA Base- CMX FPGA to CTP LVDS Cables to CTP Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA LVDS Cables LVDS Cables LVDS Cables Optical Patch Panel Optical Patch Panel TP- CMX FPGA TP- CMX FPGA to CTP Crate CMXs System CMXs CMX TP & Standalone TP receiving Zero-Suppressed Inputs 1 x 12-fiber ribbon x 12-fiber ribbons 3 x 12-fiber to CTP Standalone Topological Processor Standalone Topological Processor N x 12-fiber ribbons 7-Mar

ElectronEnergyJetTau Base- CMX FPGA Base- CMX FPGA to CTP LVDS Cables to CTP Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA LVDS Cables LVDS Cables LVDS Cables Optical Patch Panel Optical Patch Panel TP- CMX FPGA TP- CMX FPGA to CTP Crate CMXs System CMXs CMX TP receiving Zero-Suppressed & Standalone TP raw inputs 2 x 12-fiber ribbon x 12-fiber ribbons 3 x 12-fiber to CTP Standalone Topological Processor Standalone Topological Processor 12 x 12-fiber ribbons 7-Mar

ElectronEnergyJetTau Base- CMX FPGA Base- CMX FPGA to CTP LVDS Cables to CTP Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA Base- CMX FPGA LVDS Cables LVDS Cables Optical Patch Panel Optical Patch Panel TP- CMX FPGA TP- CMX FPGA to CTP Crate CMXs System CMXs Example of TP-CMX FPGA in Crate to System communication 1 x 12-fiber ribbon 4 x 12 fiber ribbons 3 x 12 fibers 7-Mar