Digital Logic & Design Dr. Waseem Ikram Lecture 09.

Slides:



Advertisements
Similar presentations
Prof. Sin-Min Lee Department of Computer Science
Advertisements

ECE 238L Computer Logic Design Spring 2010
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Gate-level Minimization
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 4.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
1 COMP541 Combinational Logic Montek Singh Jan 16, 2007.
Computer Organization and Assembly Language: Chapter 7 The Karnaugh Maps September 30, 2013 By Engineer. Bilal Ahmad.
Computer Programming Skills Revision Prepared by: Ghader Kurdi.
Boolean Algebra and Logic Simplification. Boolean Addition & Multiplication Boolean Addition performed by OR gate Sum Term describes Boolean Addition.
Boolean Algebra and Logic Simplification
Digital Logic and Design Vishal Jethva Lecture No. 10 svbitec.wordpress.com.
1 Fundamentals of Computer Science Propositional Logic (Boolean Algebra)
Lecture 2 – Boolean Algebra Lecturer: Amy Ching Date: 21 st Oct 2002.
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
Ch. 4 Boolean Algebra and Logic Simplification
 Seattle Pacific University EE Logic System DesignSOP-POS-1 The Connection: Truth Tables to Functions abcF abcF
1 Digital Logic Design Week 5 Simplifying logic expressions.
EEL-3705 TPS QUIZZES. Quiz 2-1 Use a Venn Diagram to show.
Combinational Logic 1.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Simplification of switching functions Simplify – why? –Switching functions map to switching circuits –Simpler function  simpler circuit –Reduce hardware.
Figure 4–1 Application of commutative law of addition. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper Saddle.
Department of Computer Engineering. 2 Engr Ahmad Bilal M IN AND MAX Term Khabi Gharoor Nahi Kiya.
ENGIN112 L6: More Boolean Algebra September 15, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra A B.
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
Chapter 2 Boolean Algebra and Minimization Techniques.
Sum-of-Products (SOP)
Digital Logic & Design Vishal Jethava Lecture 11 svbitec.wordpress.com.
DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan mohd nor
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
Karnaugh Maps Not in textbook. Karnaugh Maps K-maps provide a simple approach to reducing Boolean expressions from a input-output table. The output from.
1 Ch. 4 Boolean Algebra and Logic Simplification Boolean Operations and Expressions Laws and Rules of Boolean Algebra Boolean Analysis of Logic Circuits.
Logic Simplification-Using K-Maps
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 4 Dr. Shi Dept. of Electrical and Computer Engineering.
1 3- De-Morgan’s Theorems 1.The complement of a product of variables is equal to the sum of the complements of the variables. 2. The complement of a sum.
CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
Lecture 5 More Boolean Algebra A B. Overview °Expressing Boolean functions °Relationships between algebraic equations, symbols, and truth tables °Simplification.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
DE MORGAN’S THEOREM. De Morgan’s Theorem De Morgan’s Theorem.
CEC 220 Digital Circuit Design SOP and POS forms Friday, Sept 11 CEC 220 Digital Circuit Design Slide 1 of 17.
Digital Logic & Design Dr. Waseem Ikram Lecture 11.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
De Morgan’s Theorem,.
ECE 2110: Introduction to Digital Systems
ECE 3110: Introduction to Digital Systems
ECE/CS 352 Digital Systems Fundamentals
CHAPTER 1 : INTRODUCTION
Princess Sumaya University
ECE 331 – Digital System Design
Digital Logic and Design
Boolean Algebra.
Digital Logic & Design Dr. Waseem Ikram Lecture 12.
Digital Logic & Design Dr. Waseem Ikram Lecture 13.
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
ECE 331 – Digital System Design
ECE 331 – Digital System Design
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION Part (a)
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Analysis of Logic Circuits Example 1
Analysis of Logic Circuits Example 1
Laws & Rules of Boolean Algebra
Presentation transcript:

Digital Logic & Design Dr. Waseem Ikram Lecture 09

Recap Commutative, Associative and Distributive Laws Rules Demorgan’s Theorems

Recap Boolean Analysis of Logic Circuits Simplification of Boolean Expressions Standard form of Boolean expressions

Examples Boolean Analysis of Circuit Evaluating Boolean Expression Representing results in a Truth Table Simplification of Boolean Expression into SOP or POS form Representing results in a Truth Table Verifying two expressions through truth tables

Analysis of Logic Circuits Example 1

Evaluating Boolean Expression The expression Assume and Expression Conditions for output = 1 X=0 & Y=0 Since X=0 when A=0 or B=1 Since Y=0 when A=0, B=0, C=1 and D=1

Evaluating Boolean Expression & Truth Table Conditions for o/p =1 A=0, B=0, C=1 & D=1 InputOutput ABCDF

Simplifying Boolean Expression Simplifying by applying Demorgan’s theorem =

Truth Table of Simplified expression InputOutput ABCDF

Simplified Logic Circuit

Simplified expression is in SOP form Simplified circuit

Second Example Evaluating Boolean Expression Representing results in a Truth Table Simplification of Boolean Expression results in POS form and requires 3 variables instead of the original 4 Representing results in a Truth Table Verifying two expressions through truth tables

Analysis of Logic Circuits Example 2

Evaluating Boolean Expression The expression Assume and Expression Conditions for output = 1 X=0 OR Y=0 Since X=0 when A=1,B=0 or C=1 Since Y=0 when C=1 and D=0

Evaluating Boolean Expression & Truth Table Conditions for o/p =1 (A=1,B=0 OR C=1) OR (C=1 AND D=0) InputOutput ABCDF

Rewriting the Truth Table Conditions for o/p =1 (A=1,B=0 OR C=1) OR (C=1 AND D=0) InputOutput ABCF

Simplifying Boolean Expression Simplifying by applying Demorgan’s theorem =

Truth Table of Simplified expression InputOutput ABCF

Simplified Logic Circuit

Simplified expression is in POS form representing a single Sum term Simplified circuit

Standard SOP and POS form Standard SOP and POS form has all the variables in all the terms A non-standard SOP is converted into standard SOP by using the rule A non-standard POS is converted into standard POS by using the rule

Standard SOP form

Standard POS form

Why Standard SOP and POS forms? Minimal Circuit implementation by switching between Standard SOP or POS Alternate Mapping method for simplification of expressions PLD based function implementation

Minterms and Maxterms Minterms: Product terms in Standard SOP form Maxterms: Sum terms in Standard POS form Binary representation of Standard SOP product terms Binary representation of Standard POS sum terms

Minterms and Maxterms & Binary representations ABCMin- terms Max- terms

SOP-POS Conversion Minterm values present in SOP expression not present in corresponding POS expression Maxterm values present in POS expression not present in corresponding SOP expression

Canonical Sum Canonical Product = SOP-POS Conversion

Boolean Expressions and Truth Tables Standard SOP & POS expressions converted to truth table form Standard SOP & POS expressions determined from truth table

SOP-Truth Table Conversion InputOutput ABCF

POS-Truth Table Conversion InputOutput ABCF

Karnaugh Map Simplification of Boolean Expressions Doesn’t guarantee simplest form of expression Terms are not obvious Skills of applying rules and laws K-map provides a systematic method An array of cells Used for simplifying 2, 3, 4 and 5 variable expressions

3-Variable K-map Used for simplifying 3-variable expressions K-map has 8 cells representing the 8 minterms and 8 maxterms K-map can be represented in row format or column format

4-Variable K-map Used for simplifying 4-variable expressions K-map has 16 cells representing the 16 minterms and 8 maxterms A 4-variable K-map has a square format