Developing Etching Process for Nanostructures on InGaP and AlInP Using OX-35 Etcher Jieyang Jia, Li Zhao Mentors: Mary Tang, James McVittie EE412 Final.

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

Advanced Manufacturing Choices
Andreas Steinbach, Stefan Wurm, Christian Koelbl Ferdinand Bell, Daniel Koehler, Dirk Knobloch Sematech AEC/APC Symposium X Plasma etch control by.
Etch Process Trends. Etch process trends Most trends are not consistent. They depend on the specific values of input parameters. At point A, pressure.
Section 3: Etching Jaeger Chapter 2 Reader.
ECE/ChE 4752: Microelectronics Processing Laboratory
Lithography – Basic Concept
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Silicon Oxidation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 15, 2004.
Fabrication of large area sub-wavelength structures for anti-reflection optical film Reporter ﹕ Wen-Yu Lee Advisor : Cheng-Hsin Chuang Department of Mechanical.
Overview of Nanofabrication Techniques Experimental Methods Club Monday, July 7, 2014 Evan Miyazono.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.
Pattern transfer by etching or lift-off processes
Removing Contaminants From Si Wafers Using an O 2 Plasma Ross Robinson Aaron Jackson.
Radius of Curvature: 900 micron Fig. 1 a.) Snell’s Law b.) Total Internal Reflection a. b. Modeling & Fabrication of Ridge Waveguides and their Comparison.
Microelectronics Processing
EE235 Class Presentation on Nanoimprint Lithography (Spring 2007) Fabrication of photonic crystal structures on light emitting diodes by nanoimprint lithography.
Etching and Cleaning Cleaning remove contaminated layers Etching remove defect layers, form pattern by selective material removal Wet etching: using reactive.
MEMS Fabrication and Applications Brought to you by: Jack Link & Aaron Schiller Date delivered on: Friday the third of May, 2013 ABSTRACT: Taking a brief.
Lecture 11.0 Etching. Etching Patterned –Material Selectivity is Important!! Un-patterned.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Introduction Techniques Conclusions Contamination control on bulk Ge and GaAs As dopants in Ge S Monolayer passivation on Ge Si passivation and HfO 2 dielectric.
McGill Nanotools Microfabrication Processes
PREPARATION OF ZnO NANOWIRES BY ELECTROCHEMICAL DEPOSITION
Optimization of Plasma Barrel Etching for Microprocessors By Acacia Caraballo and Paul Filichkin.
NSF GOALI Interactions of Plasma/Energetic Beams with Organic Masking Materials Gottlieb S. Oehrlein, University of Maryland College Park, DMR
I.C. Technology Processing Course Trinity College Dublin.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
Virtual NanoFab A Silicon NanoFabrication Trainer
ETCHING – Chapter 10 DRY ETCH ANISOTROPIC
Introduction to Prototyping Using PolyMUMPs
Top Down Manufacturing
NanoFab Trainer Nick Reeder June 28, 2012.
Top Down Method Etch Processes
Microprocessor Production: The Use of a Plasma Barrel Etcher to Make Microchips Mentor: Erik Muehlenkamp Advisor: Dr. Chih-Hung Chang Done by Sarah Bronner.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
SUMMARYSUMMARY  Ion bombardment control,  Thermal management,  No Defects (pits or pillars) formation,  Profile control  Plasma repeatability  Plasma.
VCSEL Fabrication Processing
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
M.S. Hossain, N.A. Khan, M. Akhtaruzzaman, A. R. M. Alamoud and N. Amin Solar Energy Research Institute (SERI) Universiti Kebangsaan Malaysia (UKM) Selangor,
Etching: Wet and Dry Physical or Chemical.
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
Choice of Silicon Etch Processes for Opto- and Microelectronic Device Fabrication using Inductively Coupled Plasmas Colin Welch, Andrew Goodyear, Gary.
TFA Gold Etchant (diluted 9:1) Å / sec. Conditions: 2 mL concentrated TFA in 18 mL of DI H 2 O. Room temp. Clean room. Sample was agitated continuously.
Plasma bay modernised in Sentech SI 500 RIE cluster Si 3 N 4, SiO 2, polySi and Al etching 2 x Oxford System 100 ICP Si 3 N 4, SiO 2, polySi, polymers,
AZ 9260 Characterization By: Timothy Kowalchik and Keeton Hodgson.
G. Kartopu*, A.K. Gürlek, A.J. Clayton, S.J.C. Irvine Centre for Solar Energy Research, OpTIC Glyndŵr, St. Asaph, UK B.L. Williams, V. Zardetto, W.M.M.
Date of download: 5/30/2016 Copyright © 2016 SPIE. All rights reserved. SEM images of TiO 2 /SiO 2, after etching in ICP-RIE for 15 min with (a) Al mask.
Chapter 5-1. Chemcal Etching.
Etching Chapters 11, 20, 21 (we will return to this topic in MEMS)
EE412 Deep Trench Spray Coating Final Presentation Karthik Vijayraghavan Mentor : Jason Parker 12/08/
Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING ICP ETCHING TALK 6 1.
Solar Cells Fabrication: Surface Processing
Pt-Ox Test Results Wafer Processing and SEM by Kenneth Leedle
Etching Processes for Microsystems Fabrication
High Aspect Ratio Si Etching in STS2
Corial 200R 11/17/2018 Simplicity, performance, and upgradability in a system designed for R&D environments RIE capabilities over a variety of materials.
Software description cosma pulse
Processing for optical communication devices
Anisotropic RIE etching supported by a wide range of processes
DRIE APPLICATIONS In Corial 210IL.
SiC trench etch for MOSFET application
SiC processing In Corial 200 series.
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
Recess etch for HEMT application
Pt-DSE Test Results Testing conducted by Kenneth Leedle
ME342E Project Update (Part II) July 27th 2006.
RIE - Reactive Ion Etching
Presentation transcript:

Developing Etching Process for Nanostructures on InGaP and AlInP Using OX-35 Etcher Jieyang Jia, Li Zhao Mentors: Mary Tang, James McVittie EE412 Final Presentaion, Spring /6/2014

Accomplishments Systematic etching calibration on 4 materials with 2 series of recipes InGaP and AlInP nanostructures achieved Process insights that will help future users First time in SNF on Ox-35 First time in SNF with RIE?

Ox-35

Materials

Recipes Low ER High ER, 75W 4mT High ER, 25W 4mT High ER, 25W 2mT High ER, 25W 8mT Chamber Clean Chamber pressure(mT) DC power(W) ICP power(W) Cl2 flow(sccm) CH4 flow(sccm) H2 flow(sccm) SF6 flow(sccm) O2 flow(sccm)

MotivationMethodologyResults

Motivation Why nanostructures Why InGaP/AlInP Why ox-35 MethodologyResults

Nanostructures on III-V: PROS D. Liang, et al. Nano Letters 2013, 13 (10) Anti- reflection Better light management Better light extraction

Nanostructures on III-V: CONS D. Liang, et al. Nano Letters 2013, 13 (10) Better optical properties Larger surface recombination loss Solution: do it on materials with smaller surface recombination!

Why on InGaP and AlInP InGaP Smaller surface recombination rate Common top junction material for multi- juntion solar cells AlInP Large bandgap Common window layer material for PV and LED

Bonus materials: why InP and SiO2 InP Simpler material to etch, good starting material SiO2 Mask for nanostructure etching

Why Reactive-ion Etching (RIE) Low temperature (allows photoresist mask) Higher etching rate Better selectivity More controllable and repeatable Comparing to Inductive Coupled Plasma (ICP) and Electron Cyclotron Resonance (ECR) Etching

MotivationMethodology Design of experiments Process flow Results

Design of Experiments 4 materials: InP, InGaP, AlInP, SiO2 nanospheres 2 series of recipes: CH4/H2 and Cl2/CH4/H2 processes Etching rate, conformity, mask condition, etc. Tuning: RF power, pressure, chemical composition (imcomplete)

Process Flow: Nanostructure Formation Wafer cut & clean SiO 2 sphere mask coating SiO 2 sphere etch – “ball shrinking” Sample dry etch Sample wet etch Characterization

Process Flow: Process Calibration Bare materials Photoresist coating Photoresist developing Etching Characterization

Tools Ox-35 EtcherWet benches KarlsussHeadway

MotivationMethodologyResults Etching calibration Nanostructures

Results Overview MaterialRecipe Etch Rate (vertical/horizontal) (nm/min) Undercut (nm/min) Sidewall Angle (dec) Smoothness (bottom/sidewall) Photoresist Condition Comments InPLow ER Smooth/roughPolymer observed Significant polymer formation High ER, 75W 4mT 750NA>86Smooth/zigzagDegraded, porous High ER, 25W 4mT Rough/roughDegraded High ER, 25W 2mT NA Etching failed High ER, 25W 8mT 269<013.3Rough/roughWavy, locally peeled InGaPLow ER 70884Smooth/smoothPolymer observed Significant polymer formation High ER, 75W 4mT >300<0>80Smooth/zigzagDegradedEpi etched through High ER, 25W 4mT 240<078Rough/mild zigzagDegraded High ER, 25W 2mT 192NA75.3Smooth/smoothNASiO2 mask High ER, 25W 8mT Very rough/very roughWavy AlInPLow ER <5NA No etching observed High ER, 75W 4mT >300NA Smooth/zigzagPorousEpi etched through High ER, 25W 4mT varyingSmooth/roughPorous High ER, 25W 2mT 365NA82Smooth/smoothNASiO2 mask High ER, 25W 8mT Very rough/very roughWavy SiO2Low ER <5NA No etching observed High ER, 75W 4mT 70/2NA High ER, 25W 4mT <50/<50NA High ER, 25W 2mT <50/<50NA High ER, 25W 8mT <50/<50NA Chamber Clean 400/300NA

InP CH4/H2 recipe: ER=154.4nm/min SW angle=67.3˚ Significant polymer formation Cl2/CH4/H2 recipe: ER=750nm/min PR mask was etched porous

InGaP CH4/H2 recipe: ER=70nm/min SW angle~90˚ Very smooth sidewalls and bottom “Capping” effect Cl2/CH4/H2 25W, 8mT recipe: ER=178nm/min Undercut=300nm/min SW angle~39˚ Good conformity for nanostructure etching

AlInP CH4/H2 recipe: Doesn’t etch at all! Cl2/CH4/H2 75W, 8mT recipe: ER=90nm/min Undercut=1340nm/min SW angle~7.1˚ More chemical than physical

SiO2 Nanospheres CH4/H2 and Cl2/CH4/H2 recipes: Negligible etching rate = good selectivity O2/SF6 chamber clean recipe: L. ER=400nm/min V. ER=300nm/min Ideal for ball shrinking!

InGaP Nanostructures Cl2/CH4/H2 25W 4mT, 1min O2/SF6 70W 20mT, 1min + Cl2/CH4/H2 25W 8mT, 2min

AlInP Nanostructures Cl2/CH4/H2 25W 4mT, 1min O2/SF6 70W 20mT, 1min + Cl2/CH4/H2 25W 8mT, 2min

Conclusion on Experimental Results Both Cl2/CH4/H2 and CH4/H2 recipes etch well Cl2 recipe is faster but rougher InP CH4/H2: slow, smooth and straight Cl2/CH4/H2: ideal for nanostructure etching InGaP

Conclusion on Experimental Results CH4/H2: doesn’t work! Cl2/CH4/H2: very sensitive to Cl2, resulting in large undercut AlInP Survives both Cl2/CH4/H2 and CH4/H2 processes O2/SF6 chamber clean recipe is ideal for shrinking! Shrink more on InGaP than AlInP SiO2 nanospheres

Accomplishments Systematic etching calibration on 4 materials with 2 series of recipes InGaP and AlInP nanostructures achieved Process insights that will help future users

Additional Process Insights Process insights that will help future users CH4/H2 recipes generates a lot of polymer Accumulative process time should not exceed 20min before chamber clean (or very bad thing will happen) InGaP: 1min 1:6 dilute HCL dip recommended to remove oxide AlInP: Almost always comes with GaAs cap, 1min citric acid dip + 1 min HCL dip recommended

Motivation Why nanostructures Why ox-35 Methodology Design of experiments Process flow Results Etching calibration Nanostructures