USB Universal Serial Bus. University of Tehran 2.

Slides:



Advertisements
Similar presentations
Protocol Layer Bottom-up view of the USB protocol Bottom-up view of the USB protocol –Byte/Bit Ordering –SYNC Field –Packet Field Formats PID Field PID.
Advertisements

Universal Serial Bus Grant Heileman. The History of USB In 1994 a collaborative effort to design a standard for peripheral devices was made between Compaq,
OSI Model OSI MODEL.
Chapter 4 Making Connections. 2 Introduction  Examine the interface between a computer and a device. This interface occurs at the physical layer.  Connecting.
USB: Data Flow Sukesh Shenoy. USB implementation areas.
1 Chapter Four Making Connections. 2 Introduction Connecting peripheral devices to a computer has, in the past, been a fairly challenging task Newer interfaces.
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
1 USB 2.0 Specification  General Description  From where we could begin the work  What would be valid to do?  Main doubts  What is OTG (On the Go)
1 USB 2.0 Specification  General Description  What is OTG (On the Go)  From where we could begin the work  What would be valid to do?
1 6/22/ :39 Chapter 9Fiber Channel1 Rivier College CS575: Advanced LANs Chapter 9: Fibre Channel.
IEEE 1394 / FireWire Nick Pennella 4/17/03. Introduction  -Originally Created by Apple and standardized as IEEE1394 in 1995  -Was intended to be used.
USB – An Overview Group 3 Kaushik Nandha Bikram What is the Universal Serial bus (USB)? Is a cable bus that supports data exchange between a host computer.
USB 2.0 INTRODUCTION NTUT CSIE 學 生:許家豪 指導教授:柯開維教授.
Introduction to USB. 2 Agenda Introduction to USB LPC23xx Block diagram MCB2300 demo.
EE 446 Embedded Architecture. Universal Serial Bus A representative peripheral interface Universal Serial Bus (USB) provides a serial bus standard for.
Local Asynchronous Communications. Bit-wise data transmission Data transmission requires: Encoding bits as energy Transmitting energy through medium Decoding.
USB: UNIVERSAL SERIAL BUS Joe Kaewbaidhoon Alex Motalleb Vishal Joshi Prepared for EECS 373 University of Michigan, Ann Arbor 1.
18 - Winter 2003 EE EE 766 Computer Interfacing and Protocols 1 USB (Universal Serial Bus) Need for “Plug and Play” capability for PC peripherals outside.
Serial Interfaces. Bit serial bus New generation of busses Uses bit-serial, differential drive technology Uses on-line device drivers (Hot-plug technology)
USB Josh Rickmar John Marcoux. Topics Purpose and Goals History Bus Design Power Differential Signaling Connectors Changes in USB 3.0.
SERIAL BUS COMMUNICATION PROTOCOLS
PHY 201 (Blum) Buses Warning: some of the terminology is used inconsistently within the field.
Universal Serial Bus Evann Seary Mike Kezele. Content Overview History of USB Overview Future of USB USB 3.0 WUSB.
Peripheral Buses COMP Jamie Curtis. PC Buses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
May 8, The EASY Way to Create I/O Devices John Hyde Intel Corporation intel.com.
Kristian Naess Qicai Guo Roy Torres Mark Bacchus Yue Kun Alberto Chestaro.
Protocols and the TCP/IP Suite Chapter 4. Multilayer communication. A series of layers, each built upon the one below it. The purpose of each layer is.
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 11/06/20141Input/Output.
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
Peripheral Busses COMP Jamie Curtis. PC Busses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Introduction to USB Development. USB Development Introduction Technical Overview USB in Embedded Systems Recent Developments Extensions to USB USB as.
Introduction to USB © 2010 Renesas Electronics America Inc. All rights reserved.
HL CE M, lehmann usb_tele ESC spring.ppt 1 - 9/8/2015, 10:22 START first foil.
ECE 371 – UNIT 20 Universal Serial Bus (USB). References 1. Universal Serial Bus Specification, Revision 2.0. This specification is available on the World.
Presentation on Osi & TCP/IP MODEL
USB 2.0 Spec. Chapter4 Architectural Overview Chapter5 USB Data Flow Model.
Universal Serial Bus - USB Historical Perspective The Universal Serial Bus was originally developed in 1995 by a group of industry.
Microprocessor-based Systems
Basic LAN techniques IN common with all other computer based systems networks require both HARDWARE and SOFTWARE to function. Networks are often explained.
Buses Warning: some of the terminology is used inconsistently within the field.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
A Comparative Study of the Linux and Windows Device Driver Architectures with a focus on IEEE1394 (high speed serial bus) drivers Melekam Tsegaye
William Stallings Data and Computer Communications 7 th Edition Chapter 1 Data Communications and Networks Overview.
BR 6/001 Universal Serial Bus Universal Serial Bus is a new synchronous serial protocol for low to medium speed data transmission Full speed signaling.
Computer Security Workshops Networking 101. Reasons To Know Networking In Regard to Computer Security To understand the flow of information on the Internet.
Data Communications (E&T2760): USB and IEEE USB and IEEE 1394.
1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Computer Network Lab. 1 3 장 OSI 기본 참조 모델 n OSI : Open System Interconnection n Basic Reference Model : ISO-7498 n Purpose of OSI Model ~ is to open communication.
IEEE 1394b Real-Time Systems Lab. 박 준 호. Real Time Systems Lab. Contents IEEE 1394 Overview IEEE 1394 Specifications P1394a, P1394b, P1394.1, OHCI IEEE.
Computer Engineering and Networks, College of Engineering, Majmaah University Protocols OSI reference MODEL TCp /ip model Mohammed Saleem Bhat
OSI Model OSI MODEL. Communication Architecture Strategy for connecting host computers and other communicating equipment. Defines necessary elements for.
OSI Model OSI MODEL.
Chapter 6 Input/Output Organization
Visit for more Learning Resources
USB PHYISICAL LAYER PROTOCOL ENGINE LAYER APPLICATION LAYER
Lecturer, Department of Computer Application
USB Universal Serial Bus
DEPARTMENT OF COMPUTER SCIENCE
Universal Serial Bus Specification 1.0
USB- Universal Serial Bus
USB : Universal Serial Bus
Chapter 3: Open Systems Interconnection (OSI) Model
Overview of Computer Architecture and Organization
Greg Bell Business Development Mgr Industrial & Security Markets
OSI Model OSI MODEL.
Universal Serial Bus (USB)
Presentation transcript:

USB Universal Serial Bus

University of Tehran 2

University of Tehran 3 ENUMERATION The process by which a host recognises the usb device when it is plugged into the bus Details Identification-on-the-USB-Bushttp:// Identification-on-the-USB-Bus Usb decriptors

Motivations Connection of the PC to Telephone –The USB provides a ubiquitous link that can be used across a wide range of PC-to-telephone interconnects. Ease of use Hot plug Port expansion –The lack of a bi-directional, low-cost, low-to-mid speed peripheral bus has held back the creative proliferation of peripherals such as telephone/fax/modem adapters, answering machines, scanners, PDA’s, keyboards, mice, etc. –linkink

USB Fast Bi-directional Isochronous low-cost dynamically attachable serial interface consistent with the requirements of the PC platform of today and tomorrow

Goals for USB The following criteria were applied in defining the architecture for the USB: –Ease-of-use for PC peripheral expansion –Low-cost solution that supports transfer rates up to 12Mb/s –Full support for real-time data for voice, audio, and compressed video –Protocol flexibility for mixed-mode isochronous data transfers and asynchronous messaging –Integration in commodity device technology –Comprehension of various PC configurations and form factors –Provision of a standard interface capable of quick diffusion into product –Enabling of new classes of devices that augment the PC’s capability.

Taxonomy of Application Space

Feature list Easy to use for end user –Single model for cabling and connectors –Electrical details isolated from end user (e.g., bus terminations) –Self-identifying peripherals, automatic mapping of function to driver, and configuration –Dynamically attachable and re-configurable peripherals Wide range of workloads and applications –Suitable for device bandwidths ranging from a few kb/s to several Mb/s –Supports isochronous as well as asynchronous transfer types over the same set of wires –Supports concurrent operation of many devices (multiple connections) –Supports up to 127 physical devices –Supports transfer of multiple data and message streams between the host and devices –Allows compound devices (i.e., peripherals composed of many functions) –Lower protocol overhead, resulting in high bus utilization

Feature list (con) Isochronous bandwidth –Guaranteed bandwidth and low latencies appropriate for telephony, audio, etc. –Isochronous workload may use entire bus bandwidth Flexibility –Supports a wide range of packet sizes, which allows a range of device buffering options –Allows a wide range of device data rates by accommodating packet buffer size and latencies –Flow control for buffer handling is built into the protocol Robustness –Error handling/fault recovery mechanism is built into the protocol –Dynamic insertion and removal of devices is identified in user-perceived real-time –Supports identification of faulty devices

Feature list (con) Relation with PC industry –Protocol is simple to implement and integrate –Consistent with the PC plug-and-play architecture –Leverages existing operating system interfaces Low-cost implementation –Low-cost sub-channel at 1.5Mb/s –Optimized for integration in peripheral and host hardware –Suitable for development of low-cost peripherals –Low-cost cables and connectors –Uses commodity technologies Upgrade path –Architecture upgradeable to support multiple USB Host Controllers in a system

USB System Description USB interconnect USB devices USB host.

USB Interconnect Bus Topology: Connection model between USB devices and the host. Inter-layer Relationships: In terms of a capability stack, the USB tasks that are performed at each layer in the system. Data Flow Models: The manner in which data moves in the system over the USB between producers and consumers. USB Schedule: The USB provides a shared interconnect. Access to the interconnect is scheduled in order to support isochronous data transfers and to eliminate arbitration overhead.

BUS Topology

Physical Interface pinNameDescryption 1Vcc+5 Vdc 2D-Data- 3D+Data+ 4GNDGround

Throughput Low speed –1.5 Mbps Full speed –12 Mbps High speed (in USB 2.0) –480 Mbps Dynamic mode switching Clock encoding scheme: NRZI (Non Return to Zero Invert)

Power Distribution Devices: –Bus-powered devices –Self-powered devices Power management –Host based –Power events: »Suspend »Resume

Bus Protocol Polled bus Data transfers initiated only by host controller Three packets: –Token packet »Type »Direction »Address »End point number –Data packet –Handshake packet »ACK »NAK

Transfer Model Pipe –Stream pipes »No USB standard format –Message pipes »USB format Request Data Status End point zero –Default control pipe –Always exists

Data Flow Types Control Transfers: –Used to configure a device at attach time and can be used for other device-specific purposes, including control of other pipes on the device. Bulk Data Transfers: –Generated or consumed in relatively large and bursty quantities. Interrupt Data Transfers: –Used for characters or coordinates with human-perceptible echo or feedback response characteristics. Isochronous Data Transfers: –Occupy a pre-negotiated amount of USB bandwidth with a pre-negotiated delivery latency. (Also called streaming real time transfers).

USB Devices All have endpoint zero Hub Function Compound

Typical Configuration

Host Responsibility Detecting the attachment and removal of USB devices Managing control flow between the host and USB devices Managing data flow between the host and USB devices Collecting status and activity statistics Providing power to attached USB devices.

Implementer Viewpoints USB Physical Device: A piece of hardware on the end of a USB cable that performs some useful end user function. Client Software: Software that executes on the host, corresponding to a USB device. This client software is typically supplied with the operating system or provided along with the USB device. USB System Software: Software that supports the USB in a particular operating system. The USB System Software is typically supplied with the operating system, independently of particular USB devices or client software. USB Host Controller (Host Side Bus Interface): The hardware and software that allows USB devices to be attached to a host.

USB Implementation Areas

Physical / Logical Bus Topology

USB Host / Device View

USB Communication Flow

Control Transfer Format Setup packet Data packet Acknowledge packet USB defined structure Setup packet: 8 bytes Maximum data payload size: –Full speed: 8, 16, 32 or 64 bytes –Low speed: 8 bytes

Control Transfer Constraints Best effort 10% frame time for control Use also remaining 90% if no interrupt or isochronous transfer

Full-Speed Control Transfer Limits

Low Speed Control Transfer Limits

Isochronous Transfers Guaranteed access to USB bandwidth with bounded latency Guaranteed constant data rate through the pipe as long as data is provided to the pipe In the case of a delivery failure due to error, no retrying of the attempt to deliver the data. Stream pipe Uni-directional Maximum data payload: 1023 bytes Only in Full speed. No more 90% of frame for isochronous, interrupt

Isochronous Limits

Interrupt Transfers Guaranteed maximum service period for the pipe. Retry of transfer attempts at the next period, in the case of occasional delivery failure due to error on the bus. Max. Payload size: –Full speed: 64 bytes –Low speed: 8 bytes If there is sufficient bus time, for requested payload size the pipe is established.

Full Speed Interrupt Limits

Low Speed Interrupt Limits

Bulk Transfers Large amount of data. Access to the USB on a bandwidth-available basis. Retry of transfers, in the case of occasional delivery failure due to errors on the bus. Guaranteed delivery of data, but no guarantee of bandwidth or latency. Stream pipe Only in full speed Max. Payload: only 8, 16, 32 or 64 bytes

Bulk Transfer Limits

Connectors

Full Speed CMOS Driver

Evaluation Setup

NRZI Encoding

Bit Stuffing

Flow Diagram for Bit Stuffing

Signaling Levels

Signals Low and Full speed devices: –A differential ‘1’ is transmitted by pulling D+ over 2.8V with a 15K ohm resistor pulled to ground and D- under 0.3V with a 1.5K ohm resistor pulled to 3.6V. –A differential ‘0’ on the other hand is a D- greater than 2.8V and a D+ less than 0.3V with the same appropriate pull down/up resistors. –The receiver defines a differential ‘1’ as D+ 200mV greater than D- and a differential ‘0’ as D+ 200mV less thanD-. –The polarity of the signal is inverted depending on the speed of the bus. Therefore the terms ‘J’ and ‘K’ states are used in signifying the logic levels. In low speed a ‘J’ state is a differential 0. In high speed a ‘J’ state Is a differential 1.

Differential and Single Ended Differential signals mostly for data Certain bus states by single ended signals on D+, D- or both. –For example a single ended zero or SE0 can be used to signify a reset if held more than 10ms. –SE0 is holding down both D- and D+ below.3V Low and Full speed –90 Ohms +/- 15%

Standard Chapters

Selected Problems