Design of Packet-Fair Queuing Schedulers Using a RAM-Based Searching Engine IEEE JSAC, Vol.17, No 6, June 1999 H. Jonathan Chao 외 이 융

Slides:



Advertisements
Similar presentations
CS 268: Packet Scheduling Ion Stoica March 18/20, 2003.
Advertisements

1 Comnet 2010 Communication Networks Recitation 4 Scheduling & Drop Policies.
Winter 2004 UCSC CMPE252B1 CMPE 257: Wireless and Mobile Networking SET 3f: Medium Access Control Protocols.
Spring 2006CS 685 Network Algorithmics1 Principles in Practice CS 685 Network Algorithmics Spring 2006.
1 CNPA B Nasser S. Abouzakhar Queuing Disciplines Week 8 – Lecture 2 16 th November, 2009.
Abhay.K.Parekh and Robert G.Gallager Laboratory for Information and Decision Systems Massachusetts Institute of Technology IEEE INFOCOM 1992.
Priority Scheduling and Buffer Management for ATM Traffic Shaping Authors: Todd Lizambri, Fernando Duran and Shukri Wakid Present: Hongming Wu.
# 1 Scheduling: Buffer Management. # 2 The setting.
Worst-case Fair Weighted Fair Queueing (WF²Q) by Jon C.R. Bennett & Hui Zhang Presented by Vitali Greenberg.
CS 268: Lecture 15/16 (Packet Scheduling) Ion Stoica April 8/10, 2002.
Generalized Processing Sharing (GPS) Is work conserving Is a fluid model Service Guarantee –GPS discipline can provide an end-to-end bounded- delay service.
Service Disciplines for Guaranteed Performance Service Hui Zhang, “Service Disciplines for Guaranteed Performance Service in Packet-Switching Networks,”
Katz, Stoica F04 EECS 122: Introduction to Computer Networks Packet Scheduling and QoS Computer Science Division Department of Electrical Engineering and.
CSIT560 by M. Hamdi 1 Course Exam: Review April 18/19 (in-Class)
תזכורת  שבוע הבא אין הרצאה m יום א, נובמבר 15, 2009  שיעור השלמה m יום שישי, דצמבר 11, 2009 Lecture 4: Nov 8, 2009 # 1.
FF-1 9/30/2003 UTD Practical Priority Contention Resolution for Slotted Optical Burst Switching Networks Farid Farahmand The University of Texas at Dallas.
COMP680E by M. Hamdi 1 Course Exam: Review April 17 (in-Class)
Router Design and Packet Scheduling
Lecture 4#-1 Scheduling: Buffer Management. Lecture 4#-2 The setting.
CS144, Stanford University Error in Q3-7. CS144, Stanford University Using longest prefix matching, the IP address will match which entry? a /8.
Computer Networks Switching Professor Hui Zhang
Memory Management ◦ Operating Systems ◦ CS550. Paging and Segmentation  Non-contiguous memory allocation  Fragmentation is a serious problem with contiguous.
Packet Scheduling From Ion Stoica. 2 Packet Scheduling  Decide when and what packet to send on output link -Usually implemented at output interface 1.
A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks: The Single-Node Case Abhay K. Parekh, Member, IEEE, and Robert.
Chapter 6: CPU Scheduling
An Integrated IP Packet Shaper and Scheduler for Edge Routers MSEE Project Presentation Student: Yuqing Deng Advisor: Dr. Belle Wei Spring 2002.
Addressing Queuing Bottlenecks at High Speeds Sailesh Kumar Patrick Crowley Jonathan Turner.
Fair Queueing. 2 First-Come-First Served (FIFO) Packets are transmitted in the order of their arrival Advantage: –Very simple to implement Disadvantage:
3.1 : Resource Management Part2 :Processor Management.
March 29 Scheduling ?. What is Packet Scheduling? Decide when and what packet to send on output link 1 2 Scheduler flow 1 flow 2 flow n Buffer management.
Resource Mapping and Scheduling for Heterogeneous Network Processor Systems Liang Yang, Tushar Gohad, Pavel Ghosh, Devesh Sinha, Arunabha Sen and Andrea.
Silberschatz, Galvin and Gagne  Operating System Concepts Chapter 10: Virtual Memory Background Demand Paging Page Replacement Allocation of.
Nick McKeown Spring 2012 Lecture 2,3 Output Queueing EE384x Packet Switch Architectures.
Efficient Cache Structures of IP Routers to Provide Policy-Based Services Graduate School of Engineering Osaka City University
Packet Scheduling: SCFQ, STFQ, WF2Q Yongho Seok Contents Review: GPS, PGPS SCFQ( Self-clocked fair queuing ) STFQ( Start time fair queuing ) WF2Q( Worst-case.
Dynamic Bandwidth Allocation with Fair Scheduling For WCDMA Systems Liang Xu, Xumin Shen, and Jon W. Mark University of Waterloo published in IEEE Wireless.
Scheduling Determines which packet gets the resource. Enforces resource allocation to each flows. To be “Fair”, scheduling must: –Keep track of how many.
Lecture Note on Scheduling Algorithms. What is scheduling? A scheduling discipline resolves contention, “who is the next?” Goal: fairness and latency.
Dr. Anis Koubâa CS433 Modeling and Simulation
1 On Maximum Rate Control of Weighted Fair Scheduling Jeng Farn Lee.
1 Fair Queuing Hamed Khanmirza Principles of Network University of Tehran.
Block-Based Packet Buffer with Deterministic Packet Departures Hao Wang and Bill Lin University of California, San Diego HSPR 2010, Dallas.
Scheduling for QoS Management. Engineering Internet QoS2 Outline  What is Queue Management and Scheduling?  Goals of scheduling  Fairness (Conservation.
1 Contents Memory types & memory hierarchy Virtual memory (VM) Page replacement algorithms in case of VM.
04/02/08 1 Packet Scheduling IT610 Prof. A. Sahoo KReSIT.
Buffer Management and Arbiter in a Switch
Stratified Round Robin: A Low Complexity Packet Scheduler with Bandwidth Fairness and Bounded Delay Sriram Ramabhadran Joseph Pasquale Presented by Sailesh.
Quality of Service For Traffic Aggregates
CPU Scheduling G.Anuradha
Chapter 6: CPU Scheduling
Variations of Weighted Fair Queueing
Computer Architecture
Main Memory Background Swapping Contiguous Allocation Paging
Fair Queueing.
Scheduling: Buffer Management
Cache Memory.
EE384x: Packet Switch Architectures
Lecture 3: Main Memory.
Computer Science Division
Variations of Weighted Fair Queueing
Practical Session 8, Memory Management 2
EECS 122: Introduction to Computer Networks Packet Scheduling and QoS
Practical Session 9, Memory Management continues
CSE 542: Operating Systems
Fair Queueing.
Authors: Ding-Yuan Lee, Ching-Che Wang, An-Yeu Wu Publisher: 2019 VLSI
A Simple QoS Packet Scheduler for Network Routers
کنترل جریان امیدرضا معروضی.
Page Main Memory.
Presentation transcript:

Design of Packet-Fair Queuing Schedulers Using a RAM-Based Searching Engine IEEE JSAC, Vol.17, No 6, June 1999 H. Jonathan Chao 외 이 융

Contents PFQ 기존 연구 및 일반적인 구현 기법 General Shaper-Scheduler –Slotted Updates –Implementation Architecture –Time-Stamp Aging Problem Conclusion

PFQ(Packet Fair Queuing) PFQ 알고리즘의 전개 방향 –GPS(General Processor Sharing) –WFQ(PGPS) GPS 보다 L max 이상 뒤쳐지지 않는다. –SCFQ, STFQ : Implementation Cost 의 decrease –WF2Q : WFQ 의 단점 보완. GPS 에 가장 가까운 모델. WFI Metric 이용 S(t) < = V(t) check GPS 보다 WF2Q 는 한 패킷 이상 앞서지 않는다는 점까지 추가 –WF2Q+ WF2Q 의 Implementation Cost 의 decrease 본 논문의 주요 고려 대상

Time Computation(1/2) Virtual Start Time Virtual Finish Time Virtual Time Implementation of PGPS Where : interval( ) 에 busy 인 session 집합 : weight for session i

Time Computation(2/2) WF2Q+ WF2Q –emulates the progress of GPS system WF2Q+ –be computed directly from the packet system

Packet Scheduler CPU Packet Search Engine Packet in Packet out Address Write/read Data Memory Packet Scheduler Packets Packet header Packets Packet Scheduler

PFQ 기존 연구 및 일반적인 구현 기법 General Shaper-Scheduler –Slotted Updates –Implementation Architecture –Time-Stamp Aging Problem Conclusion

Existing Implementation Researches PFQ’s Implementation depends on –system virtual time computation –relative ordering via finish time in a priority queue Efficient hardware-based priority queue –binary tree of comparators –sequencer chip(ASIC) Search-Based version –This paper –new ASIC(PCAM : priority content addressable memory) Author –off-chip memory, hierarchical searching –RSE(RAM-based Search Engine) –commercial memory and FPGA chips

Conceptual Framework(1/2) W = max {start time} N : Total number of sessions in the system Start Time V(t) AB

Conceptual Framework(2/2) Logical queue per session Head-pointer memory : 각 Queue 의 Header pointer 저장 Tail-pointer memory : 각 Queue 의 Tail pointer 저장 Idle queue : Data memory 의 Idle space 유지

Design Issue-I(1/3) Scheduler Queue –Search-based approach Vs. Sorting-based approach Data StructureImplementation of a scheduler queue using the RSE

Design Issue-I(2/3) Hierarchical searching with a tree structure –Data structure : Tree of priority encoders & decoders

Design Issue-I(3/3) Output of the m-bit time stamp F in hierarchical searching (L=3)

Design Issue-II Shaper Queue –Eligibility Test : S(t) <= V(t) –V(t)-> col addr and compare –move eligible packets to scheduler queue F S V(t)

Time-stamp Overflow Control Time-stamp overflow –Maximum value of F : M-1 maximum packet length over minimum allocated BW : F: 단조 증가, 한계치 (M-1) 에 도달 -> Overflow –CZ(Current zone bit) 현재 Service 되는 Packet Zone 을 가리킴

Time-stamp Overflow Control MSB of F does not change more than once when serving in the current zone -> packet out-of- sequence(x)

PFQ 기존 연구 및 일반적인 구현 기법 General Shaper-Scheduler –Slotted Updates –Implementation Architecture –Time-Stamp Aging Problem Conclusion

Slotted Updates(1/2) Scheme –Variable sized packet -> fixed-length segments –Packet Scheduler : slotted(synchronous) system –T : one slot time -> W(t,t+d) = dT : normalized to one –All times(start, finish, system time) -> integer –Ex) -> next page Discussion –Incomplete segment underutilized, non-workconserving. limited by one time slot. –Inaccuracy <- discrete time event(arrival, departure)

Slotted Updates(2/2)

Advantage using Slotted Update 일반적인 Shaper Queue –Maximum N packets are moved to Scheduler Queue Fixed Segment Using Slotted Update –Researches about ATM cells –Same effect as ATM cell(fixed size) –V(t)(=a) 의 값을 가지고 column search –only two packets at most need to be transmitted to the scheduler queue packet with the smallest finish time in column a packet with the smallest finish time in column b(b 는 현재 전송되고 있거나 막 전송한 패킷의 start time)

Implementation Architecture

Basic Operations At every time slot, CPU( using S min (start time queue)) -> virtual time update(=a) Shaper Queue –new HOL packet : 이전 패킷의 finish time -> CPU –start time, finish time 계산 -> Shaper Queue Scheduler Queue –packet(k) selection(minimum finish time) -> 전송 –F k is stored in the finish time queue( start time : b ) –a 와 b 는 2-D RSE 에서 eligibility test 를 위해서 사용됨

2-D RSE W groups at level 0 to index a column

Time-Stamp Overflow(1/2) F and S’s overflow F = S + D –F is bounded by max packet length and min alloc bw –overflow information : 2 bit F < S F > S F < S F > S

Time-Stamp Aging Problem(1/2) Finish time 은 다음 패킷의 start time 계산을 위해서 값이 저장 Virtual system time 도 overflow 할 수 있다. – 그 때, finish time 은 obsolete –V(t) 는 한번에 W-1 까지 증가할 수 있다. Purging Algorithm –check each entry and purge all obsolete ones(should be fast) –perform many purging operations in a time slot(difficult) Solution –V(t) can overflow at most once in every time slot –have to see multiple time slot -> Periodic purging scheme

Time-Stamp Aging Problem(2/2) Check A entries in T time slots –A >= N-1 -> 2A memory accesses –2T memory accesses(read/wrtie) –T x slot time >= (2T +2A) x memory cycle EX) –64byte packet segment. 10Gbit(51.2ns) –memory cycle 10ns, N = 32K –A = N = > T = 21006, A/T = 1.56 purging operations C v (t) : multibit counter, Time Zone Indicator for V(t) O i : obsolete bit counter C i : Time Zone Indicator for F i

Flow chart of purging scheme

Conclusion A novel RSE for PFQ –hierarchical searching –commercial memory chip, independent of # of session 2-D RSE for general shaper-scheduler –at most two packets to be transferred Time-Stamp overflow –2bit zone bit Time-Stamp Aging Problem –V(t)’s overflow –multibit counter variable within a fixed period