Lab 07 :Converting an older IC technology drill machine to VHDL: Slide 2 Slide 3 Generate a Truth Table from an Equation Generate a Truth Table from a.

Slides:



Advertisements
Similar presentations
Lab 03 :Vending Machine System : Slide #2 Slide #3 Logic Gate Equations: Slide #4 Vending Machine System: Older Generation IC Technology:
Advertisements

Lab02 :Logic Gate Fundamentals:
Logic Gates.
Basic Logic Gate Sayed Mahbub Hasan Amiri Dhaka Residential Model College.
Clocked Synchronous State-machine Analysis
Give qualifications of instructors: DAP
CDA 3100 Recitation Week 10.
Logic Circuits Design presented by Amr Al-Awamry
ECE 238L Computer Logic Design Spring 2010
ECE2030 Introduction to Computer Engineering Lecture 9: Combinational Logic, Mixed Logic Prof. Hsien-Hsin Sean Lee School of Electrical and Computer Engineering.
Exclusive-OR and Exclusive-NOR Gates
Chapter 3 Basic Logic Gates
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 1.
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS DECODERS ENCODERS.
1 Forging new generations of engineers. 2 DESIGN EXAMPLE “Date of Birth Problem”
Combinational Digital Circuits. Measurement Our world is an analog world. Measurements that we make of the physical objects around us are never in discrete.
In this module you will learn: What the various logic gates do. How to represent logic gates on a circuit diagram. The truth tables for the logic gates.
Table of Contents Matrices - Calculator Operations The graphing calculator can be used to do a variety of matrix calculations, as shown in the following.
Lab 1:Logic Gate Systems :
Circuit, State Diagram, State Table
Digital Electronics Truth tables for several gates Aberdeen Grammar School.
Combinational Logic 1.
Introduction to Sequential Circuit By : Pn Siti Nor Diana Ismail CHAPTER 5.
Chapter 3 (part 2) Basic Logic Gates 1.
Chapter 33 Basic Logic Gates. 2 Objectives –After completing this chapter, the student should be able to: Identify and explain the function of the basic.
Exclusive OR Gate. Logically, the exclusive OR (XOR) operation can be seen as either of the following operations:exclusive OR (XOR) 1. A AND NOT B OR.
ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.
Chapter 5 Boolean Algebra and Reduction Techniques 1.
Teaching Computing to GCSE Level with Python Session 3.
CS151 Introduction to Digital Design
1 Understand the examples again Overflow –When two positive numbers added together or a negative number subtracted from a positive number yields negative.
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
Logic Gates Chapter 5 Subject: Digital System Year: 2009.
Figure 5–5 Exclusive-OR logic diagram and symbols. Open file F05-05 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
Decoders Zhijian John Wang. What are they? Overview of a decoder A device that reverses the process of an encoder Convert information from one format.
Combinational Design, Part 2: Procedure. 2 Topics Positive vs. negative logic Design procedure.
Chapter 3 Digital circuits. 3.1 Logic signals - Gates Binary system : (binary bits or digits) - 0 & 1 - LOW & HIGH - Negated and Asserted.
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Eng. Mai Z. Alyazji October, 2016
Technological Skills “Flow Charting”
Logic Gates.
Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.
Combinational Logic Circuits
Boolean Algebra & De Morgan's Theorems
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Lab02 :Logic Gate Fundamentals:
Logic Gates.
Logic Gates Benchmark Companies Inc PO Box Aurora CO
Exclusive OR Gate.
Chapter 2.3 Binary Logic.
Combinational Circuits
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Universal gates.
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Logic Gates.
KS4 Electricity – Electronic systems
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Binary Logic.
Logic Circuits Analysis
Department of Electronics
Eng. Ahmed M Bader El-Din October, 2018
2-2 Logic Part 2 Truth Tables.
SYEN 3330 Digital Systems Chapter 2 – Part 1 SYEN 3330 Digital Systems.
Presentation transcript:

Lab 07 :Converting an older IC technology drill machine to VHDL: Slide 2 Slide 3 Generate a Truth Table from an Equation Generate a Truth Table from a Diagram: Slide 4 Generate an Equation from a Diagram:

Lab 07 :Generate a Truth Table from an Equation Example : Generate a Truth Table for … Step 1: Generate a truth table with a wide area for the output response XACB Step 2: Generate a column for each product term. Start with the first P-term and ignore the large inversion bar. Analyze the P-term and fill in the column. Place a 1 where A is high and B is high and C is low. 1 Fill in the remaining rows with 0’s Generate a column for the second P-term. Although the second term uses a + operator it is treated as a P- term because of the large inversion bar. Once again ignore the large inversion bar. Analyze the P-term and fill in the column. Place a 1 where A is high or C is low Fill in the remaining columns with 0’s. 0 0 Step 3: Generate columns to include the inversion bars. Invert each bit from the original column Step 4: OR the two columns to generate column X. For each row X is 1 if any column = Slide #2

Lab 07 :Generate a Truth Table from a Diagram. To generate a Truth Table from a logic diagram you need to insert each entry of the truth table onto the logic diagram and work out the response of the system. Z X Y XYZ Start with entry X,Y = 0,0. Work out the logic level response, at each gate, from the input side to the output Next entry X,Y = 0,1. Work out the logic level response, at each gate, from the input side to the output Next entry X,Y = 1,0. Work out the logic level response, at each gate, from the input side to the output Last entry X,Y = 1,1. Work out the logic level response, at each gate, from the input side to the output Slide #3

Lab 07 : Generate an Equation From a Diagram Work directly on the diagram and write a partial equation at the output of each gate. Work from the input side towards the output. Place a bracket around each partial equation generated. A B C X Thus X= Slide #4